



CO1 [10]	<p>Answer any one from (a) and (b) in this block</p> <p>[1]</p> <p>(a) (i) Implement the Boolean function $f = ab + bc + cd$ using single complex cell designs in four different ways (consider that for any input, its complement is also available).</p> <p>(ii) Implement the Boolean function $f = ab + bc + cd$ using CMOS NAND gates (consider that for any input, its complement is not available).</p> <p style="text-align: right;">6+4</p> <p>(b) (i) What is the significance of stick diagram, as applicable in the design of VLSI? What is its advantage and limitation?</p> <p>(ii) Draw the coloured stick diagram for implementing the following Boolean functions using CMOS :</p> <p style="text-align: right;">5+5</p> $g = (A + \bar{B} + D) (\bar{A} + BD)$																									
CO2 [20]	<p>[2]</p> <p>(i) What is semiconductor?</p> <p>(ii) What is Moore's Law? Why and how was it modified in 1975?</p> <p>(iii) Explain the basic processing steps in fabrication.</p> <p>(iv) What are the advantage and disadvantage of CMOS?</p> <p>(v) Explain VLSI design Cycle.</p> <p style="text-align: right;">[2+3+7+3+5]</p>																									
CO3 [20]	<p><u>Answer any two(2) from (a), (b) and (c) in this block:</u></p> <p>[3]</p> <p>(a) (i) Define sliceable and non-sliceable floorplan with examples. State with an example how a sliceable floorplan can be represented by a binary tree.</p> <p>(ii) Obtain the rectangular dual of the following adjacency graph below.</p> <div style="text-align: center;"></div> <p style="text-align: right;">5+5</p> <p>(b) (i) Explain the force directed placement algorithm.</p> <p>(ii) Explain the different procedures for Breuer's Algorithm.</p> <p style="text-align: right;">4+6</p> <p>(c) What is the concept of simulated annealing? How is it applied in floorplanning and placement?</p> <p style="text-align: right;">10</p>																									
CO4 [10]	<p><u>Answer any one(1) from (a) and (b) in this block:</u></p> <p style="text-align: right;">10</p> <p>[4]</p> <p>(a) State Kernighan-Lin algorithm for partitioning. The following matrix provides 4 modules a,b,c,d with their entries representing the number of connections between the two modules. Apply Kernighan-Lin heuristic to obtain the partitioning.</p> <table style="margin-left: auto; margin-right: auto;"><tr><td></td><td>a</td><td>b</td><td>c</td><td>d</td></tr><tr><td>a</td><td>0</td><td>1</td><td>2</td><td>3</td></tr><tr><td>b</td><td>1</td><td>0</td><td>1</td><td>4</td></tr><tr><td>c</td><td>2</td><td>1</td><td>0</td><td>3</td></tr><tr><td>d</td><td>3</td><td>4</td><td>3</td><td>0</td></tr></table> <p>(b) What are the drawbacks of Kernighan-Lin algorithm? Present the Fiduccia-Mattheyses Algorithm. Find out its time complexity.</p>		a	b	c	d	a	0	1	2	3	b	1	0	1	4	c	2	1	0	3	d	3	4	3	0
	a	b	c	d																						
a	0	1	2	3																						
b	1	0	1	4																						
c	2	1	0	3																						
d	3	4	3	0																						
CO5	<p><u>Answer any two(2) from (a), (b) and (c) from this block:</u></p>																									

[40]

[5]

- (a) (i) Consider a hypergraph H , where each hyperedge interconnects at most three vertices. We model each hyperedge of degree-3 with three edges of weight $\frac{1}{2}$, on the same set of vertices, to obtain a weighted graph G . Prove that an optimal balanced partitioning of G corresponds to an optimal balanced partitioning of H .
- (ii) Consider the following adjacency graph of following Figure below where the edge weights are providing the distance between two vertices. Estimate the routing cost in different sliceable floorplans.



- (iii) State the various approaches for placement problem- Top-down, iterative, constructive.

- (b) (i) What are the objectives of Routing? What are constraints of routing?

[7+7+6]

- (ii) Explain Global Routing and Detailed Routing.

- (iii) Give an example or counter example as the case may be for the following statement: Soukup's maze router always produces the shortest path.

- (iv) Route the following channel of 11 columns using the Left edge algorithm, where 0 indicates an empty Position.

TOP = 3 4 0 1 2 4 3 5 2 1 0

BOT = 1 0 3 0 4 0 5 2 1 4 5

- (c) (i) What is digleg in routing? Use Dogleg router to route the following channel.


4+4+5+7

1 0 0 3 0 2 0 1 0 3 0 4 1 2 0 0 0 4 5

0 2 1 0 0 4 0 2 0 5 0 5 0 4 0 3 4 1 0

- (ii) Explain the via minimization problem.

- (iii) Get the solution for unconstrained via minimization for the following graph.



[10+2+8]