Bachelor of Computer Science and Engineering 4th Year Examination – 2018 Subject: VLSI Systems

Time: Three hours


Full Marks: 100

Different parts of the same question should be answered together.

CO1 [10]	Answer any one from (a) and (b) in this block [1] (a) (i) Implement the Boolean function $f = ab + bc + cd$ using single complex cell designs in four different v (consider that for any input, its complement is also available). (ii) Implement the Boolean function $f = ab + bc + cd$ = using CMOS NAND gates (consider that for any input, its complement is not available).	
	 (b) (i) What is the significance of stick diagram, as applicable in the design of VLSI? What is its advantant and limitation? (ii) Draw the coloured stick diagram for implementing the following Boolean functions using CMC g = (A + B + D) (A + BD) 	
CO2 [20]	[2] (i) What is semiconductor? (ii) What is Moore's Law? Why and how was it modified in 1975? (iii) Explain the basic processing steps in fabrication. (iv) What are the advantage and disadvantage of CMOS? (v) Explain VLSI design Cycle.	+3+51
CO3 [20]	Answer any two(2) from (a), (b) and (c) in this block: [3] (a) (i) Define sliceable and non-sliceable floorplan with examples. State with an example how a sliceable floorplan can be represented by a binary tree. (ii) Obtain the rectangular dual of the following adjacency graph below.	+
		5+5
	(b) (i) Explain the force directed placement algorithm. (ii) Explain the different procedures for Breuer's Algorithm.	3+3 4+6
	(c) What is the concept of simulated annealing? How is it applied in floorplanning and placement?	10
CO4 [10]	Answer any one(1) from (a) and (b) in this block: [4] (a) State Kernighan-Lin algorithm for partitioning. The following matrix provides 4 modules a,b,c,d with their entries representing the number of connections between the two modules. Apply Kernighan-Lin	in
	heuristic to obtain the partitioning. a b c d a 0 1 2 3 b 1 0 1 4 c 2 1 0 3 d 3 4 3 0	
	(b) What are the drawbacks of Kernighan-Lin algorithm? Present the Fiduccia-Mattheyses Algorithm. Fits time complexity.	ind ou
CO5	Answer any two(2) from (a), (b) and (c) from this block:	

[40]

- (a) (i) Consider a hypergraph H, where each hyperedge interconnects at most three vertices. We model each hyperedge of degree-3 with three edges of weight 1/2, on the same set of vertices, to obtain a weighted graph G. Prove that an optimal balanced partitioning of G corresponds to an optimal balanced partitioning of H.
 - (ii) Consider the following adjacency graph of following Figure below where the edge weights are providing the distance between two vertices. Estimate the routing cost in different sliceable floorplans.



- (iii) State the various approaches for placement problem- Top-down, iterative, constructive.
- (b) (i) What are the objectives of Routing? What are constraints of routing?

[7+7+6]


- (ii) Explain Global Routing and Detailed Routing.
- (iii) Give an example or counter example as the case may be for the following statement: Soukup's maze router always produces the shortest path.
- (iv) Route the following channel of 11 columns using the Left edge algorithm, where 0 indicates an empty Position.

4+4+5+7

What is digleg in routing? Use Dogleg router to to route the following channel. (c) (i) 1003020103041200005

021004626505/0403410

- Explain the via minimization problem. (ii)
- Get the solution for unconstrained via minimization for the following graph. (iii)



[10+2+8]