


Hardware Description Language (HDL)

VHDL
ISE Design Suite

Verilog

FPGA → Filled Programmable Gate Array

Encoder in VHDL:



Entity - the block diagram defines inputs & outputs.

```
entity fourtotwoencoder is port
    (i: in bit_vector(3 down to 0);
     o: out std_logic_vector(1 down to 0));
end fourtotwoencoder;
```

Data types

- bit_vector() {0,1}
- std_logic() not only 0 and 1, don't cares, etc.
- std_logic_vector() → q values
- boolean - true or false

Truth table


i ₃	i ₂	i ₁	i ₀	o ₀	o ₁
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

if 0 0 0 0 so in high impedance state. (Z)

Now we have to define the architecture.

- ① Data flow modelling. (Boolean eqn.)
- ② Structural modelling. (Smaller components to larger)
- ③ Behavioral modelling.

→ from circuit diagram.



$$O_0 = I_1 + I_3$$

$$O_1 = I_2 + I_3$$

architecture of four to two encoder is begin.

$$O(0) \leftarrow i(1) \text{ or } i(3);$$

$$O(1) \leftarrow i(2) \text{ or } i(3);$$

end behavioral;

Structural modelling

● Behavioral modelling. (sequential & concurrent stmts).

1) Concurrent

begin

with .i select O <=

"00" when "0001";

"01" when "0010";

"10" when "0100";

"11" when "1000";

"ZZ" when others;

end behavioral.

0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0

2) Sequential (VHDL) (Process stmt)

begin

Process(i)

case i is

when "0001" \Rightarrow $0 \leftarrow "00";$

when "0010" \Rightarrow $0 \leftarrow "01";$

when "0100" \Rightarrow $0 \leftarrow "10";$

when "1000" \Rightarrow $0 \leftarrow "11";$

when others \Rightarrow $0 \leftarrow "ZZ";$

end case;

end process;

end behavioral;


Assign: Design a 2x3 encoder. (no all 3).

Assign2: Design a decimal to BCD encoder.

Lab Report: Name, TT, Block Diag, Structural design, Output.

Decoder:

1x2 decoder.



$$O_0 = e \bar{i}$$


$$O_1 = e i$$

$$O_0 \leftarrow e \text{ and } \neg(i)$$

$$O_1 \leftarrow e \text{ and } i$$

Truth table

e	i	O ₀	O ₁
0	x	0	0
1	0	0	1
1	1	1	0



Structural.

with (e & i) select $0 \leftarrow$

"00" when "0-";

"01" when "10";

"10" when "11";


```

process (e, i)
begin
  if (e = '0') then
    o <= "00";
  else if (i = '0') then
    o <= "01";
  else if (i = '1') then
    o <= "10";
  end if;
end process;


```

Assign 3 (a) Design 1x2 decoder using structural behavioral.

- (b) " " " " " "
- using with select
 - using process stmt. and if else.
 - using " " " case.

~~Des~~ 2x4 decoder using 1x2


→ call function
→ component. (instantiation).



e	i ₁	i ₀	o ₃	o ₂	o ₁	o ₀
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

1x2 decoder.

3 1x2 decoders needed.






implement 1:
 signal a: bit_vector (1 downto 0)
 begin

d1: onetotwodecoder port
 map (e, i(1), a);

d2: onetotwodecoder port
 map (a(0), i(0), o(1 downto 0));

d3: onetotwodecoder port
 map (a(1), i(0), o(3 downto 2));

end



o(0)=

with e select

o<="00" when '0';

with (e & i) select


o<="01" w'

VLSI Lab.

- ① functions → can return value
- ② Procedure. → cannot return value.
Component has to be implemented first.

Implement FA using procedure HA

- 4 bit ripple carry adder using FA.



i_1	i_0	Sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

```

procedure halfadder (signal i: in bit_vector(1 downto 0);
                    signal sum: out bit;
                    signal carry: out bit) is


```

begin

Sum \leftarrow ~~(i(0) xor i(1))~~ $i(0) \text{ xor } i(1)$;


carry \leftarrow $i(0) \text{ and } i(1)$;

end procedure;



TT.

i_2	i_1	i_0	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



architecture of full adder is

```

procedure
end pro

```



begin signal a, b: bit

begin

ha1: halfadder($i(1 \text{ downto } 0)$, a, b);

ha2: halfadder($i(2) \& a$, s, d);

$c \leftarrow b \text{ or } d;$
end arch



0 for subtractor.

Loop: inputb: signal bit-vector (3 downto 0) $C_0 \leftarrow C_{in}$.

gen: for i = 0 to 3 generate inputb(i), C(i)

fa: fulladder port map (a(i), b(i), S(i), C(i+1));


end generate gen; only for component.

inputb <= b when cin = '0' else not(b);

if carry generated ignore.
if carry not gen then 2's complement.

Cout <= '0' when Cin = '1' and Cout = '1';

* BCD adder using 4 bit



$B(0) \leftarrow \text{not } A(0)$

process (A)

begin

if (A(0) = '0') then

$B(0) \leftarrow A(0)$

else

$B(0) \leftarrow \text{not } A(0)$

else if (A(0) = '1') then

$B(0) \leftarrow \text{not } A(0)$

$B(1) \leftarrow \text{not } A(1)$



#2 A.

a	b	carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

architecture

procedure halfadder (a,b: in bit,
Sum, carry: out bit);

begin
 Sum := a xor b;
 carry := a and b;
end;


process (aa, bb, cc)
 variable ss: bit

h1: halfadder (bb, cc, s, c);
 h2: halfadder (aa, s, ss, carry);

Sum Sum := ss;
 carry carry := c or carry;

end process.
 end behavioral.

4-bit ripple carry adder:




architecture
 procedure halfadder (a,b: in bit, sum, carry: out bit) is

begin
 sum := a xor b;
 carry := a and b;
end procedure;

```

procedure fulladder(a, b, c: in bit,
sum s, carry: out bit)
begin
    write full adder code without process.
end procedure;

```



```

process (variable)
begin
    c(0) <= cin;
    for i in 0 to 3 loop
        f: fulladder(a(i), b(i), c(i), s(i));
    end loop
    cout <= c(4);
end process.
end beh.

```

9. Using 4 bit ripple carry ~~adder~~ adder subtract