HH: MM: SS clock

Rahul Manna 001910501066

BesE-II Haridaru Design Lab.

Design a clock in the format HH: MM: 58 (Hour: Minote: Seconds)

The two coscaded counters for the minutes and seconds are basically 0-59 up counters that I have designed in the previous assignment.

The costaded counter for hours is a 0-59 eventer eapped at 23. The logic is as follows:

the is place is outpat of a Mod 10 counter, and the 10's place is sufport of a Mod 6 counter. All the JK Slip Slops are falling edge triggered. In 0-59 normal cascading, the clock of the 10's place counter is high ashen 1's place is (1001)2. To sustrict the counter at 23, the suset pin of the Slip Slop (asynchronously sets the Al to 0) is high when 1's place is (0100)2 = (4),0 and 10's place is (0010)2 = (2),0, effectively resetting the counter to 00 after 23.

Logic for cascading:

the three counters for hours, minutes and seconds are cascaded to form a 24hr clock. All the flipflops are falling edge triggered. The clock of the hour counter and minute counter becomes high, atom respectively, when the 10's places of minute counter and second counter become (0101) = (5), o, so that when minute as increments from (59) to, hour increments, and when second increments from (59) to, minutes increment.

the Shpolops used in the cincuit have two special pins. One sets it to I and the other susets to O asynchronously.

There are two imputs in the counter cincuits — load and suset. For each flipflup, there is an one bit input which is used for parallel loading.

The idea is, when "load" is high, the flipflup will be asynchronously set to ahotever the imput is.

(load imput) — sets the flipflup to 1.

(load imput) + suset — sets the flipflup to 0

In the Sinal circuit, one load beton is impul- to all the counters for persparallel loading in all counters simultaneously









