

Project Report on RTL to GDS: ASIC Design Flow

Implementation of K-Means Clustering Circuit using RTL to GDSII Flow

Group Members: Rahul Rathore (2024PVL0100),

Guide: Dr. Rohit Chaurasiya

Institute: Indian Institute of Technology Jammu

Department: Electrical Engineering

Lab: IC-ResQ Lab

Abstract

K-Means clustering is a widely used machine learning technique that groups similar data points into clusters. In the context of the ASIC design flow, this technique can significantly improve stages such as logic synthesis and physical design. Tools like Genus (for synthesis) and Innovus (for placement and routing) benefit from clustering by organizing related logic blocks closer together. This optimization reduces wire length, enhances timing performance, lowers power consumption, and accelerates the overall design process. By minimizing design complexity and improving EDA tool efficiency, K-Means clustering proves to be a valuable asset in modern VLSI design.

1 Tools Used

- Vivado (for RTL simulation and schematic)
- Cadence Genus (for logic synthesis)
- Cadence Innovus (for placement, CTS, routing)
- NCLaunch (for simulation)

2 Introduction

ASIC design flow includes several important steps, such as synthesis and physical design. Genus is a tool used for synthesis, where RTL code is converted into a gate-level netlist.




Figure 1: Vivado Elaborated Design

Scripting in Genus is done using TCL (.tcl) files to automate the flow. A slow library file is used to ensure the design meets timing in the worst-case scenario. After synthesis, the design moves to physical design using tools like Innovus. This stage includes placement and routing. Optimizing this flow using techniques like K-Means clustering can help improve performance, reduce power, and manage complexity in large chip designs.

3 RTL Designing And Simulation Testing:

Step 1 : Open the Vivado tool, save the code in the .v format in clustering which is Machine Learning Algorithm and Get the schematic.

Step 2 : Write the testbench of the following code in .v format check the testing of the code in the simulation Behavior Tool of Vivado.

Note: Here we are trying to get check the RTL design in which we get the netlist according to the tool Optimization technique where we get the schematic and use the logical tool and with different simulation test vectors we can check the functionality of the tool.

4 Genus Tool Usage:

Genus is a tool from Cadence used for logic synthesis in ASIC design. Genus takes your RTL code (like Verilog or VHDL) and converts it into a gate-level netlist using standard cells. It checks timing, area, and power, and lets you write constraints using .sdc files or automate tasks with .tcl scripts. Basically, it's the first step in turning your code into real hardware for physical design tools like Innovus.




Figure 2: Vivado Simulation Test

We use Genus Tool to get the synthesis netlists in .v format according to the library files which have been provided by the foundry in which we generally use slow.lib or fast.lib.

TCL file is a script used to automate commands in tools like Genus or Vivado. Instead of clicking buttons, you write steps like reading files, setting clocks, and running synthesis. It saves time and makes the design flow repeatable and easy to debug.

After the successful running of tcl it generates the following report which shows the functionality and brief of the circuit constraints design as well as the reports of the provided information which are important for the designing.

In ASIC design, .lib files are timing library files provided by the foundry (e.g., TSMC, GlobalFoundries, etc.). They describe the timing, power, and functional behavior of standard cells at different conditions. These files are used during synthesis, timing analysis, and place-and-route.

slow.lib (also called worst-case corner): This file models the slowest performance of the standard cells — for example, when voltage is low and temperature is high. It ensures the chip works reliably in the worst-case conditions (slow speed, highest delays). Used for setup timing checks.

Fast.lib (also called best-case corner): This file models the fastest performance — for example, when voltage is high and temperature is low. It's used to check for hold violations, where signals arrive too early. Used for hold timing checks.




Figure 3: Reports Generated After Genus

.v (Netlist File): The .v file is a Verilog netlist generated after synthesis, containing gate level connections of the design. It shows how standard cells are connected but no longer includes high-level logic like if or case statements

.sdc (Synopsys Design Constraints): The .sdc file defines design constraints like clock definitions, input/output delays, and timing exceptions. It guides the synthesis and place and-route tools to meet timing and performance goals.

Timing report checks if the design meets the required timing constraints, such as a 10 ps or 50 ps clock period. It shows setup and hold timing for all paths, helping to ensure the circuit works correctly at the target speed.

Cell report lists all the standard cells used after synthesis and gives details like cell delay, area, and function. With tighter timing (e.g., 10 ps), faster and sometimes larger cells may be used to meet timing.

Power report shows how much power the chip consumes, including dynamic, static, and leakage power. Designs targeting faster speeds like 10 ps usually consume more power due to increased switching and use of higher drive-strength cells.

5 NCLAUNCH

nclaunch is a graphical user interface (GUI) tool in Cadence used to manage simulation setups for digital designs.

```

E:\kmeans_clustering\k_means\clust
File Edit View

Generated by: Genus[TM] Synthesis Solution 17.12-1417_1
Generated on: Apr 23 2020 01:55:07 pm
Module: k_means_clustering
Operating conditions: simc (balanced_trust)
Wireload model: enclosed
Area model: timing library

Path 1: VERIFIED {-3919 ps} setup check with min next_centroid_x_y_reg[0]/clk>>
  Startpoint: @0 count_3_reg[3]@0
    clock: @0 clk
  Endpoint: @0 next_centroid_x_y_reg[0]@0
    clock: @0 clk

  Capture Launch
  Clock Edge: + 00000 0
  src latency: 0 0
  Net latency: 0 {1} 0 {1}
  Arrival: - 00000 0

  Setup: -169
  uncertainty: 59
  Required Time: 9597
  Launch Clock: 0
  Data Path: 28523
  Slack: 36735

# Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
#          (F) (P) (D) (P) (ns) (ns) (ns) (ns) (ns) (ns) (ns) (ns) (ns) (ns)
#-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
count_3_reg[2]/0@0 - - R [arrival] 1856 - 39 - 0 0 {-,-}
count_3_reg[2]/0 - D->Q F 0F1F00 2 25.8 76 181 338 {-,-}
div_100_75/g0045/Y - R->Y R CLK18003 2 8.3 51 68 418 {-,-}
div_100_75/g0044/Y - R->Y R CLK18003 2 8.3 65 63 497 {-,-}
div_100_75/g0043/Y - R->Y R M0R03 2 8.8 89 88 583 {-,-}
div_100_75/g0024/Y - R->Y F 0A12003 1 3.6 85 94 677 {-,-}

101.Cat.1 04:57:00(20200423)

```

Figure 4: Timing Report @10

```

E:\kmeans_clustering\k_means\clustering_5\kmeans_clustering\k_means\clustering_5\kmeans_clustering\k_means\clustering_5\k_means\clustering\k_mean0.Duth
File Edit View
Startpoint: @0 count_3_reg[3]@0
Clock: @0 clk
Endpoint: @0 next_centroid_x_y_reg[0]@0
Clock: @0 clk

Capture Launch
Clock Edge: + 00000 0
src latency: 0 0
Net latency: 0 {1} 0 {1}
Arrival: - 00000 0

Setup: -210
uncertainty: 59
Required Time: 9548
Launch Clock: 0
Data Path: 29987
Slack: 32883

# Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
#          (F) (P) (D) (P) (ns) (ns) (ns) (ns) (ns) (ns) (ns) (ns) (ns) (ns)
#-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
count_3_reg[2]/0@0 - - R [arrival] 540 - 18 - 0 0 {-,-}
count_3_reg[2]/0 - D->Q F 0F1F00 2 25.8 56 349 349 {-,-}
div_100_75/g1127/Y - R->Y F CLK2002 2 5.5 76 181 338 {-,-}
div_100_75/g0045/Y - R->Y R 1B001 2 5.4 68 68 596 {-,-}
div_100_75/g0044/Y - R->Y F CLK12181 3 8.6 88 78 677 {-,-}
div_100_75/g1108/Y - R->Y R CLK2002 2 4.4 70 180 387 {-,-}
div_100_75/g1073/Y - R->Y F 0A12181 3 5.2 107 99 957 {-,-}
div_100_75/g1226/Y - E->Y R 0B002 3 6.3 121 189 189 {-,-}
div_100_75/g1206/Y - R->Y F 0A00143 3 7.1 84 82 5148 {-,-}
div_100_75/g1106/Y - R->Y R 0B002 3 39.5 118 105 5153 {-,-}
div_100_75/g1104/Y - R->Y F CLK18002 3 8.1 78 78 3103 {-,-}
div_100_75/g1103/Y - E->Y R 0A00143 1 39.5 78 78 1446 {-,-}
div_100_75/g1090/Y - R->Y F 0A12184 6 25.6 88 86 5499 {-,-}
div_100_75/g1121/Y - R->Y R 0A00183 3 6.7 88 83 3124 {-,-}
div_100_75/g1071/Y - R->Y F CLK18002 3 5.5 42 42 957 {-,-}
div_100_75/g1208/Y - R->Y R 0B12183 3 7.1 92 88 2113 {-,-}
div_100_75/g1080/Y - R->Y F 0A12183 1 39.6 118 109 5824 {-,-}
div_100_75/g1062/Y - R->Y R 0A12184 3 35.2 117 112 2546 {-,-}
div_100_75/g1069/Y - R->Y F 0B00186 6 38.8 98 89 2609 {-,-}

101.Cat.2 03:24:00(20200423)

```

Figure 5: Timing Report @50

| | File | Edit | View | genus_lowlevel_script.k_meanclust | k_mean_clustering.r | k_mean_clustering_kmeans.out | X |
|----------------------------|-------|------------|------|-----------------------------------|---------------------|------------------------------|---|
| SOP011 | 169 | 495.913 | s1m0 | | | | |
| SOP012 | 5 | 26.492 | s1m0 | | | | |
| SOP014 | 1 | 8.818 | s1m0 | | | | |
| SOP015 | 2 | 22.767 | s1m0 | | | | |
| SOP017 | 49 | 221.519 | s1m0 | | | | |
| SOP018 | 17 | 582.918 | s1m0 | | | | |
| SOP0194 | 2 | 49.955 | s1m0 | | | | |
| SOP0195C1 | 74 | 1848.398 | s1m0 | | | | |
| SOP0202 | 1 | 26.763 | s1m0 | | | | |
| SOP0203 | 27 | 735.767 | s1m0 | | | | |
| SOP0204C1 | 38 | 817.492 | s1m0 | | | | |
| SOP0205L | 2 | 57.524 | s1m0 | | | | |
| SOP0206L | 318 | 2289.177 | s1m0 | | | | |
| SOP0207L | 19 | 281.315 | s1m0 | | | | |
| SOP0208L | 25 | 283.858 | s1m0 | | | | |
| SOP0209L | 481 | 3764.982 | s1m0 | | | | |
| SOP0209L | 152 | 4382.451 | s1m0 | | | | |
| SOP0210L | 39 | 889.573 | s1m0 | | | | |
| SOP0211L | 8 | 41.610 | s1m0 | | | | |
| SOP0214L | 3 | 54.062 | s1m0 | | | | |
| SOP0240L | 964 | 42986.284 | s1m0 | | | | |
| SOP0311L | 15 | 567.675 | s1m0 | | | | |
| SOP030L | 4 | 98.818 | s1m0 | | | | |
| total | | | | | | | |
| 38256 229844.753 | | | | | | | |
| | | | | | | | |
| Type Instances Area Area % | | | | | | | |
| sequential | 425 | 8388.875 | 3.8 | | | | |
| Inverter | 8969 | 23825.538 | 10.4 | | | | |
| buffer | 656 | 3291.758 | 1.4 | | | | |
| Logic | 28226 | 283786.879 | 86.4 | | | | |
| physical_cells | 0 | 0.000 | 0.0 | | | | |
| total | | | | | | | |
| 38256 229844.753 100.0 | | | | | | | |
| | | | | | | | |
| File Edit View | | | | | | | |

Figure 6: Cell Report @10

| | File | Edit | View | k_mean_clustering.k_mean_clustering | k_mean_clustering.k_mean_clust | X |
|----------------------------|-------|------------|------|-------------------------------------|--------------------------------|---|
| SOP0101L | 52 | 314.879 | s1m0 | | | |
| SOP0102L | 8 | 98.818 | s1m0 | | | |
| SOP0104L | 6 | 56.315 | s1m0 | | | |
| SOP0105L | 29 | 129.439 | s1m0 | | | |
| SOP0106L | 3 | 28.418 | s1m0 | | | |
| SOP0107L | 55 | 423.359 | s1m0 | | | |
| SOP0108L | 4 | 23.293 | s1m0 | | | |
| SOP0109L | 39 | 173.315 | s1m0 | | | |
| SOP0109L | 4 | 24.225 | s1m0 | | | |
| SOP0109L | 1 | 26.878 | s1m0 | | | |
| SOP0109001 | 182 | 2943.725 | s1m0 | | | |
| SOP01092 | 1 | 28.762 | s1m0 | | | |
| SOP0109001 | 32 | 871.849 | s1m0 | | | |
| SOP01091 | 314 | 2388.495 | s1m0 | | | |
| SOP01092 | 29 | 303.305 | s1m0 | | | |
| SOP01094 | 28 | 372.400 | s1m0 | | | |
| SOP01096 | 499 | 4146.250 | s1m0 | | | |
| SOP01097 | 292 | 9706.818 | s1m0 | | | |
| SOP01098 | 20 | 434.340 | s1m0 | | | |
| SOP01093 | 35 | 131.214 | s1m0 | | | |
| SOP01092 | 2 | 18.366 | s1m0 | | | |
| SOP01094 | 4 | 45.414 | s1m0 | | | |
| SOP01091 | 539 | 4012.379 | s1m0 | | | |
| SOP01093 | 21 | 476.847 | s1m0 | | | |
| SOP01094 | 5 | 113.535 | s1m0 | | | |
| Total | | | | | | |
| 38613 232851.958 | | | | | | |
| | | | | | | |
| Type Instances Area Area % | | | | | | |
| sequential | 542 | 30875.096 | 4.3 | | | |
| Inverter | 8659 | 23116.255 | 10.0 | | | |
| buffer | 873 | 3391.400 | 1.5 | | | |
| Logic | 28309 | 156443.911 | 84.2 | | | |
| physical_cells | 0 | 0.000 | 0.0 | | | |
| total | | | | | | |
| 38613 232851.958 100.0 | | | | | | |
| | | | | | | |
| File Edit View | | | | | | |

Figure 7: Cell Report @50

| Instance | Cells | Leakage Power(nW) | Dynamic Power(nW) | Total Power(nW) |
|---------------------------|-------|-------------------|-------------------|-----------------|
| k_means_clustering | 38256 | 1195944.982 | 53094899.257 | 54290844.239 |
| div_108_54 | 7262 | 206612.114 | 13067373.299 | 13273985.413 |
| div_109_54 | 7232 | 205655.474 | 12772540.101 | 12978195.574 |
| div_105_54 | 7277 | 205532.054 | 12335295.285 | 12540827.339 |
| div_104_54 | 7261 | 204993.575 | 12111202.267 | 12316195.842 |
| csa_tree_add_81_45_groupi | 3068 | 121511.095 | 3952.938 | 125464.034 |
| csa_tree_add_82_45_groupi | 3021 | 118766.501 | 315697.544 | 434464.045 |
| sub_79_33 | 199 | 6919.975 | 99155.300 | 106075.276 |
| sub_77_33 | 209 | 6827.685 | 91804.795 | 98632.480 |
| sub_78_33 | 195 | 6809.506 | 102735.827 | 109545.333 |
| sub_76_33 | 205 | 6660.969 | 96515.121 | 103176.090 |
| add_90_44 | 200 | 6496.640 | 29376.299 | 35872.939 |
| add_91_44 | 200 | 6479.720 | 29258.940 | 35738.660 |
| add_86_44 | 201 | 6454.772 | 30236.678 | 36691.450 |
| add_85_44 | 197 | 6424.784 | 28568.219 | 34993.003 |
| lt_84_31 | 209 | 3561.799 | 10194.364 | 13756.163 |

Figure 8: Power Report @10




Figure 9: Power Report @50

Step 1: In the Terminal write the nclaunch to open the tool.

Step 2: Copy the file in the download folder of slow.v from the directory saved in vlog folder.

Step 3: Send the slow.v , synthesis after netlist.v and the testbench .v file in the compiler hdl and the result store in the Worklib file.

Step 4: Open the workLib file and select the module name file in .v format same for testbench .v format and add the elaborater on each .v file.

Step 5: Open the snapshots, select the generated testbench file and open the gui graphics .

Step 6 : In new window, Select the Testbench File which is mentioned in .v format select all its input,output,clock and reset.

Step 7 : Run the testbench and observe the result.

Step 8 : Select all the data variables and sent to the waveform to check the functionality. Step 9: (if needed) If error occur check the verilog code from the scratch and keep the functionality intact.

Note: Keep the timescale format in the testbench as well as in synthesis netlist If all these steps works properly with no error we can now move to Physical Design on Innovus Tool.

6 Genus Schematic

The Genus Schematic Viewer enables visualization of the synthesized gate-level design, displaying standard cells, connections, and signal flow. It helps in debugging, understanding logic implementation, and analyzing design hierarchy. Users can trace paths, examine con




Figure 10: NCLAUNCH Window Setup




Figure 11: NCLAUNCH Variables Selection




Figure 12: Final Testing Simulation

trol logic, and ensure correctness before moving to physical design, enhancing overall design verification efficiency.

7 Physical Design

Physical design is about placing the gates and connecting them with wires on a chip. It includes steps like floorplanning, placement, clock tree synthesis (CTS), routing, and signoff checks. The goal is to make sure the design fits on the chip, works fast, uses less power, and meets all timing rules before manufacturing.

Defines the layout area, places major blocks (like memories, macros), and sets up power planning. It's like deciding where rooms go before building a house.

Standard cells from the netlist are placed in rows to minimize wire length and meet timing. No routing yet—just positioning the gates efficiently.

Builds a balanced tree of buffers/inverters to evenly distribute the clock signal to all flip-flops. This helps reduce clock skew and timing problems.

Wires are drawn to connect the placed cells based on the netlist connections. The goal is to avoid congestion, shorts, and delays.

Step 1 : In the terminal type the command innovus to open the tool, then a new window of cadence open.

Step 2 : Go to the file, open the design, now fill all the essential files ,LEF files , netkist after synthesis.v files, and in MMMC add the max Timing with slow lib and min timing with fast lib, max delay with max timing and vice versa, add the setup and hold condition, in last all the netlist and design floor occur on the screen. The format will be of .view and .global. Step 3 : Open the specify floorplan fill the necessary information like core utilization and




Figure 13: Genus K Mean Clustering Schematic




Figure 14: Std. Cell




Figure 15: Flow Diagram



Figure 16: Import the Design



Figure 17: Specify The Floorplan



Figure 18: Power Planning

add the aspect ratio and core to IO boundary to 10,click ok. Step 4 :Do the power planning add the strips, rings with appropriate metals selection both horizontal and vertical with high metals.

Step 5 : Add the nets,by clicking on route and then special route and click on all metal layers.

Step 6: Go to place,physical cell, add encp. select the filler and add later the well tap instance with appropriate setting to rows to get the design.

Step 7 : Again Go to place,std. cell, then place io pins and click on ok, all the std. cell come into the die are.

Step 8 : In digital analysis, Go to report timing , preCTS to setup all information occur on the screen, then same will done for the hold .

Step 9: Go to the Clock Debugger click on CTS and apply ,path will be generated and save the design with .enc format.

Step 10:Go to Route ,Nano Route ,route add the timing driven add congestion click on terminal to get the result.

Step 11 : Go to placement add the physical cell add the filler(Select all filters) the fillers get added on the vacant space.

Step 12: Go to ECO,optimization Design post route add ok.On window we get the optimized design.

Step 13: Go to file save the design in GDS2 with stream.out format and our physcial design is completed.



Figure 19: Route Method



Figure 20: PLACING STD. CELL



Figure 21: pre CTS hold



Figure 22: Clock Debugger



Figure 23: Clock Path

8 Conclusion

The integration of K-Means clustering in the ASIC design flow proved helpful in optimizing performance and managing design complexity. By grouping similar logic elements during synthesis and physical design, tools like Genus and Innovus benefited from better placement, reduced wire length, and improved timing. This method helps in lowering power consumption and increasing design efficiency, especially for large-scale VLSI circuits. Overall, using K Means clustering supports better design quality and faster convergence in the flow, making it a useful approach for modern chip design and implementation.



Figure 24: Clock Selector




Figure 25: Power Driven




Figure 26: Time Detailed Routing



Figure 27: Adding Fillers



Figure 28: Pre Opt std cell



Figure 29: Optimizing Step



Figure 30: Optimized Filling




Figure 31: Final Design