

Project Report on RTL to GDS: ASIC Design Flow

Implementation of K-Means Clustering Circuit using RTL to GDSII Flow

Group Members: Rahul Rathore (2024PVL0100),

Guide: Dr. Rohit Chaurasiya

Institute: Indian Institute of Technology Jammu

Department: Electrical Engineering

Lab: IC-ResQ Lab

Abstract

K-Means clustering is a widely used machine learning technique that groups similar data points into clusters. In the context of the ASIC design flow, this technique can significantly improve stages such as logic synthesis and physical design. Tools like Genus (for synthesis) and Innovus (for placement and routing) benefit from clustering by organizing related logic blocks closer together. This optimization reduces wire length, enhances timing performance, lowers power consumption, and accelerates the overall design process. By minimizing design complexity and improving EDA tool efficiency, K-Means clustering proves to be a valuable asset in modern VLSI design.

1 Tools Used

- Vivado (for RTL simulation and schematic)
- Cadence Genus (for logic synthesis)
- Cadence Innovus (for placement, CTS, routing)
- NCLaunch (for simulation)

2 Introduction

ASIC design flow includes several important steps, such as synthesis and physical design. Genus is a tool used for synthesis, where RTL code is converted into a gate-level netlist.




Figure 1: Vivado Elaborated Design

Scripting in Genus is done using TCL (.tcl) files to automate the flow. A slow library file is used to ensure the design meets timing in the worst-case scenario. After synthesis, the design moves to physical design using tools like Innovus. This stage includes placement and routing. Optimizing this flow using techniques like K-Means clustering can help improve performance, reduce power, and manage complexity in large chip designs.

3 RTL Designing And Simulation Testing:

Step 1 : Open the Vivado tool, save the code in the .v format in clustering which is Machine Learning Algorithm and Get the schematic.

Step 2 : Write the testbench of the following code in .v format check the testing of the code in the simulation Behavior Tool of Vivado.

Note: Here we are trying to get check the RTL design in which we get the netlist according to the tool Optimization technique where we get the schematic and use the logical tool and with different simulation test vectors we can check the functionality of the tool.

4 Genus Tool Usage:

Genus is a tool from Cadence used for logic synthesis in ASIC design. Genus takes your RTL code (like Verilog or VHDL) and converts it into a gate-level netlist using standard cells. It checks timing, area, and power, and lets you write constraints using .sdc files or automate tasks with .tcl scripts. Basically, it's the first step in turning your code into real hardware for physical design tools like Innovus.




Figure 2: Vivado Simulation Test

We use Genus Tool to get the synthesis netlists in .v format according to the library files which have been provided by the foundry in which we generally use slow.lib or fast.lib.

TCL file is a script used to automate commands in tools like Genus or Vivado. Instead of clicking buttons, you write steps like reading files, setting clocks, and running synthesis. It saves time and makes the design flow repeatable and easy to debug.

After the successful running of tcl it generates the following report which shows the functionality and brief of the circuit constraints design as well as the reports of the provided information which are important for the designing.

In ASIC design, .lib files are timing library files provided by the foundry (e.g., TSMC, GlobalFoundries, etc.). They describe the timing, power, and functional behavior of standard cells at different conditions. These files are used during synthesis, timing analysis, and place-and-route.

slow.lib (also called worst-case corner): This file models the slowest performance of the standard cells — for example, when voltage is low and temperature is high. It ensures the chip works reliably in the worst-case conditions (slow speed, highest delays). Used for setup timing checks.

Fast.lib (also called best-case corner): This file models the fastest performance — for example, when voltage is high and temperature is low. It's used to check for hold violations, where signals arrive too early. Used for hold timing checks.




Figure 3: Reports Generated After Genus

.v (Netlist File): The .v file is a Verilog netlist generated after synthesis, containing gate level connections of the design. It shows how standard cells are connected but no longer includes high-level logic like if or case statements

.sdc (Synopsys Design Constraints): The .sdc file defines design constraints like clock definitions, input/output delays, and timing exceptions. It guides the synthesis and place and-route tools to meet timing and performance goals.

Timing report checks if the design meets the required timing constraints, such as a 10 ps or 50 ps clock period. It shows setup and hold timing for all paths, helping to ensure the circuit works correctly at the target speed.

Cell report lists all the standard cells used after synthesis and gives details like cell delay, area, and function. With tighter timing (e.g., 10 ps), faster and sometimes larger cells may be used to meet timing.

Power report shows how much power the chip consumes, including dynamic, static, and leakage power. Designs targeting faster speeds like 10 ps usually consume more power due to increased switching and use of higher drive-strength cells.

5 NCLAUNCH

nclaunch is a graphical user interface (GUI) tool in Cadence used to manage simulation setups for digital designs.




Figure 4: Timing Report @10




Figure 5: Timing Report @50




Figure 6: Cell Report @10




Figure 7: Cell Report @50

```

=====
Generated by:      Genus(TM) Synthesis Solution 17.22-s017_1
Generated on:      Apr 22 2025  04:34:28 am
Module:           k_means_clustering
Operating conditions: slow (balanced_tree)
Wireload mode:    enclosed
Area mode:        timing library
=====

```

Instance	Cells	Leakage Power(nW)	Dynamic Power(nW)	Total Power(nW)
k_means_clustering	38256	1195944.982	53094899.257	54290844.239
div_108_54	7262	206612.114	13067373.299	13273985.413
div_109_54	7232	205655.474	12772540.101	12978195.574
div_105_54	7277	205532.054	12335295.285	12540827.339
div_104_54	7261	204993.575	12111202.267	12316195.842
csa_tree_add_81_45_groupi	3068	121511.095	3952.938	125464.034
csa_tree_add_82_45_groupi	3021	118766.501	315697.544	434464.045
sub_79_33	199	6919.975	99155.300	106075.276
sub_77_33	209	6827.685	91804.795	98632.480
sub_78_33	195	6809.506	102735.827	109545.333
sub_76_33	205	6660.969	96515.121	103176.090
add_90_44	200	6496.640	29376.299	35872.939
add_91_44	200	6479.720	29258.940	35738.660
add_86_44	201	6454.772	30236.678	36691.450
add_85_44	197	6424.784	28568.219	34993.003
lt_84_31	209	3561.799	10194.364	13756.163

Figure 8: Power Report @10




Figure 10: NCLAUNCH Window Setup





Figure 11: NCLAUNCH Variables Selection



trol logic, and ensure correctness before moving to physical design, enhancing overall design verification efficiency.

7 Physical Design

Physical design is about placing the gates and connecting them with wires on a chip. It includes steps like floorplanning, placement, clock tree synthesis (CTS), routing, and signoff checks. The goal is to make sure the design fits on the chip, works fast, uses less power, and meets all timing rules before manufacturing.

Defines the layout area, places major blocks (like memories, macros), and sets up power planning. It's like deciding where rooms go before building a house.

Standard cells from the netlist are placed in rows to minimize wire length and meet timing. No routing yet—just positioning the gates efficiently.

- Builds a balanced tree of buffers/inverters to evenly distribute the clock signal to all flip-flops. This helps reduce clock skew and timing problems.

Wires are drawn to connect the placed cells based on the netlist connections. The goal is to avoid congestion, shorts, and delays.

Step 1 : In the terminal type the command `innovus` to open the tool,then a new window of cadence open.

Step 2 : Go to the file, open the design, now fill all the essential files ,LEF files , netlist after synthesis.v files, and in MMMC add the max Timing with slow lib and min timing with fast lib, max delay with max timing and vice versa,add the setup and hold condition,in last all the netlist and design floor occur on the screen. The format will be of .view and .global. Step 3 : Open the specify floorplan fill the necessary information like core utilization and




Figure 13: Genus K Mean Clustering Schematic




Figure 14: Std. Cell




Figure 15: Flow Diagram




Figure 16: Import the Design




Figure 17: Specify The Floorplan



Figure 18: Power Planning

add the aspect ratio and core to IO boundary to 10,click ok. Step 4 :Do the power planning add the strips, rings with appropriate metals selection both horizontal and vertical with high metals.

Step 5 : Add the nets,by clicking on route and then special route and click on all metal layers.

Step 6: Go to place,physical cell, add encp. select the filler and add later the well tap instance with appropriate setting to rows to get the design.

Step 7 : Again Go to place,std. cell, then place io pins and click on ok, all the std. cell come into the die are.

Step 8 : In digital analysis, Go to report timing , preCTS to setup all information occur on the screen, then same will done for the hold .

Step 9: Go to the Clock Debugger click on CTS and apply ,path will be generated and save the design with .enc format.

Step 10:Go to Route ,Nano Route ,route add the timing driven add congestion click on terminal to get the result.

Step 11 : Go to placement add the physical cell add the filler(Select all filters) the fillers get added on the vacant space.

Step 12: Go to ECO,optimization Design post route add ok.On window we get the optimized design.

Step 13: Go to file save the design in GDS2 with stream.out format and our physical design is completed.



Figure 19: Route Method



Figure 20: PLACING STD. CELL



Figure 21: pre CTS hold



Figure 22: Clock Debugger



Figure 23: Clock Path

8 Conclusion

The integration of K-Means clustering in the ASIC design flow proved helpful in optimizing performance and managing design complexity. By grouping similar logic elements during synthesis and physical design, tools like Genus and Innovus benefited from better placement, reduced wire length, and improved timing. This method helps in lowering power consumption and increasing design efficiency, especially for large-scale VLSI circuits. Overall, using K Means clustering supports better design quality and faster convergence in the flow, making it a useful approach for modern chip design and implementation.



Figure 24: Clock Selector




Figure 25: Power Driven




Figure 26: Time Detailed Routing



Figure 27: Adding Fillers



Figure 28: Pre Opt std cell



Figure 29: Optimizing Step



Figure 30: Optimized Filling




Figure 31: Final Design