Name: Rahul J. Teradal

UART Project Implementation

1) UART Transmitter (TX) Code — Verilog.

```
module uart tx (
 input
 input
           rst,
 input
           tx start,
 input [7:0] tx data,
 output reg tx,
 output reg tx_busy
parameter CLKS_PER_BIT = 1667; // Adjust according to your baud rate and clk
freq
reg [7:0] data reg;
reg [3:0] bit index;
reg [15:0] clk count;
       sending;
reg
       start_latched;
reg
always @(posedge clk or posedge rst) begin
 if (rst) begin
  tx \le 1'b1;
  tx busy \leq 0;
  clk count \le 0;
  bit index \leq 0;
  sending \leq 0;
  data reg \leq 0;
 end else begin
  if (tx start && !tx busy && !sending) begin
   data reg <= tx data;
   sending \leq 1;
   tx_busy <= 1;
   clk count \le 0;
   bit index \leq 0;
  end else if (sending) begin
   if (clk count == CLKS PER BIT - 1) begin
     clk count \le 0;
```

```
bit_index <= bit_index + 1;
   end else begin
     clk count <= clk count + 1;
    end
   case (bit index)
     0: tx \le 0;
                            // Start bit
     1: tx \leq data reg[0];
     2: tx \leq data \text{ reg}[1];
     3: tx \le data reg[2];
     4: tx \le data reg[3];
     5: tx \leq data \text{ reg}[4];
     6: tx \le data \ reg[5];
     7: tx \leq data_reg[6];
     8: tx \leq data_reg[7];
     9: tx \le 1;
                            // Stop bit
     10: begin
      sending \leq 0;
      tx busy \leq 0;
     end
   endcase
  end
 end
end
endmodule
```

2) UART Transmitter Testbench

```
'timescale 1ns/1ps
module uart tx tb;
reg clk = 0;
reg rst = 1;
reg tx_start = 0;
reg [7:0] tx data = 8'b0;
wire tx;
wire tx busy;
parameter CLK PERIOD = 62.5; // 100 MHz clock
uart tx #(.CLKS PER BIT(1667□)) DUT (
 .clk(clk),
 .rst(rst),
 .tx_start(tx_start),
 .tx data(tx data),
 .tx(tx),
 .tx_busy(tx_busy)
);
```

```
// Clock generation
       always #(CLK PERIOD/2) clk = \sim clk;
       initial begin
        $dumpfile("uart tx tb.vcd");
        $dumpvars(0, uart_tx_tb);
        // Initial reset
        #50;
        rst = 0;
        // Send 0xA5
        wait(!tx busy);
        tx data = 8'hA5;
        tx start = 1;
        #CLK_PERIOD;
        tx start = 0;
        // Wait for transmission to finish
        wait(!tx busy);
        // Send 0x3C
        #100; // wait some idle time
        tx data = 8'h3C;
        tx start = 1;
        #CLK PERIOD;
        tx start = 0;
        wait(!tx_busy);
        // Finish
        #200;
        $finish;
       end
       endmodule
3)
       UART Receiver (RX) Code — Verilog
       module uart_rx (
        input
                  clk,
        input
                  rst,
        input
                  rx,
                          // Serial input
        output reg rx done,
        output reg [7:0] rx_data,
        output reg rx busy
       );
```

```
parameter CLKS PER BIT = 1667;
reg [15:0] clk count = 0;
reg [3:0] bit index = 0;
reg [7:0] rx shift = 0;
reg
       receiving = 0;
       rx d1 = 1, rx d2 = 1;
reg
// Synchronize RX input
always @(posedge clk) begin
 rx d1 \le rx;
 rx d2 \le rx d1;
end
always @(posedge clk or posedge rst) begin
 if (rst) begin
  rx done \leq 0;
  rx data \leq 0;
  rx busy \leq 0;
  clk count \leq 0;
  bit index \leq 0;
  receiving \leq 0;
 end else begin
  rx done \leq 0;
  if (!receiving && rx d2 == 0) begin
   // Detected start bit
   receiving \leq 1;
   rx busy <= 1;
   clk_count <= CLKS_PER_BIT / 2; // Align to mid-bit
   bit index \leq 0;
  end else if (receiving) begin
   if (clk count == CLKS PER BIT - 1) begin
     clk count \le 0;
    bit index \leq bit index + 1;
    case (bit index)
      0: ; // Start bit - ignore
      1: rx shift[0] \le rx d2;
      2: rx_shift[1] \le rx_d2;
      3: rx_shift[2] \leq rx_d2;
      4: rx shift[3] \le rx d2;
      5: rx shift[4] \leq= rx d2;
      6: rx shift[5] \le rx d2;
      7: rx shift[6] \le rx d2;
      8: rx_shift[7] \le rx_d2;
      9: begin
```

```
rx_data <= rx_shift;
rx_done <= 1;
rx_busy <= 0;
receiving <= 0;
end
endcase
end else begin
clk_count <= clk_count + 1;
end
end
end
end
end
end
end
end
```

4) UART Receiver Testbench

```
'timescale 1ns / 1ps
module uart rx tb;
 reg clk = 0;
 reg rst = 0;
 reg rx = 1;
                    // Idle is high
 wire rx done;
 wire [7:0] rx data;
 wire rx busy;
 // Clock generation (60 MHz -> 16.67 ns period)
 always \#8.33 clk = \simclk;
 parameter CLKS PER BIT = 1667;
 uart_rx #(.CLKS_PER_BIT(CLKS_PER_BIT)) uut (
  .clk(clk),
  .rst(rst),
  .rx(rx),
  .rx done(rx done),
  .rx_data(rx_data),
  .rx busy(rx busy)
 );
 // Task to send a UART frame: 1 start bit, 8 data bits, 1 stop bit
 task uart send byte;
  input [7:0] data;
  integer i;
  begin
   // Start bit
   rx = 0;
   #(CLKS_PER_BIT * 20);
```

```
// Data bits (LSB first)
   for (i = 0; i < 8; i = i + 1) begin
    rx = data[i];
    #(CLKS PER BIT * 20);
   end
   // Stop bit
   rx = 1;
   #(CLKS PER BIT * 20);
  end
 endtask
 initial begin
  // Initial conditions
  rx = 1;
  rst = 1;
  #100;
  rst = 0;
  // Send a byte
  #10000;
  uart_send_byte(8'hA5); // Binary: 10100101
  // Wait and observe
  #100000;
  if (rx done) begin
   $display("Received byte: %h", rx_data);
  end else begin
   $display("Reception failed or not completed.");
  end
  $stop;
 end
endmodule
```

5) UART Top Module (UART Loopback)

```
module uart_top (
input clk,
input rst,
input tx_start,
input [7:0] tx data,
```


```
output [7:0] rx_data,
           rx done,
 output
           tx busy,
 output
 output
           rx_busy
);
wire tx_line;
uart tx tx inst (
 .clk(clk),
 .rst(rst),
 .tx start(tx start),
 .tx_data(tx_data),
 .tx(tx line),
 .tx_busy(tx_busy)
uart_rx rx_inst (
 .clk(clk),
 .rst(rst),
 .rx(tx line),
                 // Loopback connection
 .rx done(rx done),
 .rx data(rx data),
 .rx_busy(rx_busy)
);
endmodule
UART Testbench
`timescale 1ns/1ps
module uart tb;
 // Clock and Reset
 reg clk = 0;
 reg rst = 1;
 // TX Interface
         tx start = 0;
 reg [7:0] tx_data = 8'h00;
 wire
         tx;
 wire
          tx busy;
 // RX Interface
         rx done;
 wire
 wire [7:0] rx_data;
 wire
          rx busy;
 // Generate 50MHz Clock (20ns period)
```

6)


```
always #10 clk = \simclk;
 // Instantiate TX module
 uart_tx #(.CLKS_PER_BIT(32'd16)) tx_inst (
  .clk(clk),
  .rst(rst),
  .tx_start(tx_start),
  .tx data(tx data),
  .tx(tx),
  .tx_busy(tx_busy)
 );
 // Instantiate RX module (connect RX to TX line)
 uart_rx #(.CLKS_PER_BIT(32'd16)) rx_inst (
  .clk(clk),
  .rst(rst),
  .rx(tx),
  .rx_done(rx_done),
  .rx data(rx data),
  .rx_busy(rx_busy)
 );
 // Stimulus
 initial begin
  // Initial reset
  #50;
  rst = 0;
  // Wait a bit before sending
  #100;
  // Send byte A5
  tx data = 8'hA5;
  tx start = 1;
  #20;
  tx_start = 0;
  // Wait for RX to finish
  wait (rx done);
  $display("Received Data: %h", rx_data);
  // Wait and finish
  #200;
  $stop;
 end
endmodule
```

WAVE FORMS

1) UART Transmitter



2) UART Receiver



3) UART Top

