

MOD 5 Counter

RTL to GDSII Flow

RAHUL KUMAR - 2021EEN2023

ELP831 IEC LAB - I

PROF. JAYADEVA AND PROF KAUSHIK SAHA

INDEX

1. Objective
2. GitHub Link and Server Path
3. Folder Structure
 - 3.1. Verilog Code and Testbench
 - 3.2. TCL File
 - 3.3. SDC File
4. Simulation of Verilog Code
5. Synthesis
 - 5.1. Gate Level Netlist in GUI
 - 5.2. Timing Report
 - 5.3. Power Report
6. Physical Design
 - 6.1. Floor Planning
 - 6.2. Power Planning
 - 6.2.1. Ring
 - 6.2.2. Stripe
 - 6.3. Special Route
 - 6.4. Standard Cell
 - 6.5. Pre-CTS Timing Report
 - 6.6. Clock Tree Synthesis
 - 6.7. Post-CTS Timing Report
 - 6.8. Nano Route
 - 6.9. Verify Geometry
 - 6.10. Verify DRC
 - 6.11. Verify Connectivity
 - 6.12. Violation Brower

Objective

- RTL to GSDII Flow for mod 5 Counter
- Synthesis and physical design of mod 5 counter

GitHub Link and Server Path

GitHub Link: [GitHub Link](#)

Sever Path: [EEN212023](#)

Folder Structure

This is my folder structure which shows all the files and folder before starting any process.

```
PhysicalDesign_65nm
  LEF_file
    trial_gcd.lef
  timing_lib
    uk65lsc1lmvbbbr_090c125_wc_ccs.lib
    uk65lsc1lmvbbbr_110c-40_bc_ccs.lib
  counter
    rtl
      counter.v
      counter_tb.v
    synthesis
      counter.tcl
      counter.sdc
    physical_design
      Default.view
  qrcTechFile.tch
  power_rail_commands
```

Verilog Code and Testbench

Verilog Code is located at PhysicalDesign_65nm -> counter -> rtl -> counter.v

```
`timescale 1ns / 1ps

module counter(
    clk,
    rst,
    count
);

    parameter MOD = 5;           // Mod value
    input clk;                   // Clock signal
    input rst;                   // Reset signal
    output reg [2:0] count;      // Three-bit output

    always@(negedge clk) begin   // Falling edge of the clock

        if(!rst || count == MOD-1) // count = 0, if reset is low or
            count<=0;             // When count = 4

        else                     // Increment the value of count
            count<=count+1;

    end

endmodule
```

Test Bench code is located at PhysicalDesign_65nm -> counter -> rtl -> counter_tb.v

```
`timescale 1ns / 1ps

module counter_tb();

    reg clk;
    reg rst;
    wire [2:0] count;

    initial begin
        clk=0;                   // start clock with low value
        rst=0; #20;              // keep reset = 0 for 20 ns
        rst=1; #100;            // then making reset = 1 for 100 ns
        $finish;                 // stop the simulation after 120 ns
    end

    // instantiating module counter here

    counter DUT (.clk(clk),
                .rst(rst),
                .count(count));

    always #5 clk = ~clk;       // generating clock signal with period = 10 ns

endmodule
```

TCL File

TCL file is located at PhysicalDesign_65nm -> counter -> synthesis -> counter.tcl

```
set search_path
"/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synops
ys/ccs"
set_attribute lib_search_path
"/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synops
ys/ccs"
set_attribute hdl_search_path "../rtl/"
set_attribute library "uk65lsc1lmvbb_r_100c25_tc_ccs.lib"

read_hdl counter.v
elaborate
check_design -unresolved
read_sdc counter.sdc
synthesize -to_mapped -effort medium
write_hdl > ../physical_design/counter_netlist.v
write_sdc > ../physical_design/counter_sdc.sdc

write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold
split > delays.sdf
```

Above counter.tcl file contains list of commands to generate Verilog code and sdc file to be used in the next stage of physical design. Output files will be stored in physical_design folder.

SDC File

SDC File is located at PhysicalDesign_65nm -> counter -> synthesis -> counter.sdc

```
set sdc_version 1.7

set_units -capacitance 1000fF
set_units -time 1000ps

# Set the current design
current_design counter

create_clock -name clk -period 10 -waveform {0 5} [get_ports "clk"]
set_clock_transition -rise 0.1 [get_clocks "clk"]
set_clock_transition -fall 0.1 [get_clocks "clk"]
set_clock_uncertainty 0.1 [get_ports "clk"]

set_input_delay -max 1.0 [get_ports "rst"] -clock [get_clocks "clk"]
set_output_delay -max 1.0 [get_ports "count"] -clock [get_clocks "clk"]


set_wire_load_mode "top"
```

Above counter.sdc file specifies the timing constraints on clock period, clock rise time, clock fall time and delay for reset and count signals

Simulation of Verilog Code

Waveform

counter.v and counter_tb.v is used for simulation. 3-bit output goes from 0 to 4 when reset signal is high otherwise output remains zero.



Synthesis

```
cd synthesis
load_module encounterer
rc -f counter.tcl
```

Output of above commands

```

Activities  Terminal  Sat 23:04
Terminal
File Edit View Search Terminal Help


init_area          35      0      0      0      0
-----
Trick    Calls    Accepts    Attempts    Time(secs)
-----
undup      0 (      0 /      0 ) 0.00
rem_buf    0 (      0 /      0 ) 0.00
rem_inv    0 (      0 /      0 ) 0.00
merge_b1   0 (      0 /      0 ) 0.00
rem_inv_qb 0 (      0 /      0 ) 0.00
io_phase   0 (      0 /      0 ) 0.00
gate_comp  1 (      0 /      0 ) 0.01
gcomp_mog  0 (      0 /      0 ) 0.00
glob_area  4 (      0 /      4 ) 0.00
area_down  0 (      0 /      0 ) 0.00
size_n_buf 0 (      0 /      0 ) 0.00
gate_deco_area 0 (      0 /      0 ) 0.00

=====
Stage : incr_opt
=====
Message Summary
=====
| Id   | Sev  | Count | Message Text |
|-----|-----|-----|-----|
| PA-7 | Info | 2     | Resetting power analysis results. |
|      |      |      | All computed switching activities are removed. |
| SYNTH-5 | Info | 1     | Done mapping. |
| SYNTH-7 | Info | 1     | Incrementally optimizing. |
|-----|-----|-----|-----|
Info   : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'counter'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
WARNING: This version of the tool is 683 days old.
legacy_genus:/>

```

Gate level Netlist in GUI

gui_show



Timing Report

```
report_timing summary
legacy_genus:/> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
          : The design is 'counter'.
```

```
=====
Generated by:      Genus(TM) Synthesis Solution 19.12-s121_1
Generated on:      Oct 16 2021  11:46:50 pm
Module:            counter
Technology library: uk65lsc1lmvbb_r_100c25_tc
Operating conditions: uk65lsc1lmvbb_r_100c25_tc (balanced_tree)
Wireload mode:     top
Area mode:         timing library
=====
```

Pin	Type	Fanout	Load (fF)	Slew (ps)	Delay (ps)	Arrival (ps)	
(clock clk)	launch					5000	F
count_reg[0]/CKB				100		5000	F
count_reg[0]/Q	DFQM2RA	3	3.8	52	+229	5229	R
count[0]	<<< interconnect			52	+0	5229	R
	out port				+0	5229	R
(counter.sdc_line_18_2_1)	ext delay				+1000	6229	R
(clock clk)	capture					10000	R

```
Cost Group   : 'clk' (path_group 'clk')
Timing slack : 3771ps
Start-point  : count_reg[0]/CKB
End-point    : count[0]
```

```
legacy_genus:/> █
```

Power Report

```
legacy_genus:/> report power
```

```
Info      : Joules engine is used. [RPT-16]
```

```
           : Joules engine is being used for the command report_power.
```

```
Instance: /counter
```

```
Power Unit: W
```

```
PDB Frames: /stim#0/frame#0
```

Category	Leakage	Internal	Switching	Total	Row%
memory	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
register	9.61831e-10	1.95137e-06	1.01284e-07	2.05362e-06	78.63%
latch	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
logic	4.73233e-10	1.83381e-07	1.64176e-07	3.48030e-07	13.33%
bbox	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
clock	0.00000e+00	0.00000e+00	2.10000e-07	2.10000e-07	8.04%
pad	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
pm	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
Subtotal	1.43506e-09	2.13475e-06	4.75460e-07	2.61165e-06	100.00%
Percentage	0.05%	81.74%	18.21%	100.00%	100.00%

```
legacy_genus:/> █
```

Power Details Report — bessell
×

Generated by: Genus(TM) Synthesis Solution 19.12-s121_1 (Dec 3 2019 15:07:17)

Generated on: Oct 16 2021 23:45:01

Module: design:counter

Technology library: uk65lscllmvbbr_100c25_tc

Operating conditions: uk65lscllmvbbr_100c25_tc (balanced_tree)

Wireload mode: top


Instance	Cells	Leakage (nW)	Internal (nW)	Net (nW)	Switching (nW)
counter	9	1,435	2134.749	475.460	2610.209

Close
Help


Physical Design


Step by step process of physical design has been described in this section

encounter




Floor planning







Power Planning


Rings





Stripes





Terminal output

```

Terminal
File Edit View Search Terminal Help
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+-----+
| Layer | Created | Deleted |
+-----+
| ME7   | 4       | NA      |
| VI7   | 8       | 0       |
| ME8   | 4       | NA      |
+-----+
innovus l> addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
AddStripe will break automatically at non-default domains when generating global stripes over
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.


**WARN: (IMPPP-193): The currently specified spacing 0.4000 in -spacing option might crea


```

Creating Power rails with special route


```
globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
```

Special Route






Standard Cell



Zoomed view of the core



Pre-CTS Timing Report

Setup Time

Activities ☐ Terminal Sat 23:28

Terminal

File Edit View Search Terminal Help

*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:04:15 mem=2110.7M)

timeDesign Summary

Setup views included:
worst_case

Setup mode	all	reg2reg	default
WNS (ns):	3.583	9.216	3.583
TNS (ns):	0.000	0.000	0.000
Violating Paths:	0	0	0
All Paths:	6	3	6

DRVs	Real		Total
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap	0 (0)	0.000	0 (0)
max_tran	0 (0)	0.000	0 (0)
max_fanout	0 (0)	0	0 (0)
max_length	0 (0)	0	0 (0)

Density: 68.794%
Routing Overflow: 0.00% H and 0.00% V

Reported timing to dir timingReports
Total CPU time: 0.33 sec
Total Real time: 1.0 sec
Total Memory Usage: 2055.429688 Mbytes
innovus 3> █

Hold Time

```

Terminal
File Edit View Search Terminal Help
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#####
AAE INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
AAE INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2111.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:04:24 mem=2111.2M)

-----
timeDesign Summary
-----

Hold views included:
best_case

+-----+-----+-----+-----+
| Hold mode | all | reg2reg | default |
+-----+-----+-----+-----+
| WNS (ns): | 0.102 | 0.102 | 0.000 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 3 | 3 | 0 |
+-----+-----+-----+-----+

Density: 68.794%
Routing Overflow: 0.00% H and 0.00% V
-----
Reported timing to dir timingReports
Total CPU time: 0.42 sec
Total Real time: 1.0 sec
Total Memory Usage: 2029.234375 Mbytes
innovus 3> █

```

Note: No violating path in Pre-CTS timing report for setup and hold time

Clock Tree Synthesis

Create_ccopt_clock_tree_spec

Ccopt_design

Terminal output of above commands

```

Terminal
File Edit View Search Terminal Help
createQuantumModelFile      createTSVNoLoadSPEF
createTrack                  createUserBundleNet
createUserDisableForCombLoopBreak createWhatIfInternalGeneratedClock
create_analysis_view        create_buffer_psPM_table
create_bump                  create_ccopt_clock_spine
innovus 3> create cc
create_ccopt_clock_spine    create_ccopt_clock_tree
create_ccopt_clock_tree_source_group create_ccopt_clock_tree_spec
create_ccopt_flexible_htree create_ccopt_generated_clock_tree
create_ccopt_macro_model_spec create_ccopt_preferred_cell_stripe
create_ccopt_skew_group
innovus 3> create_ccopt_cl
create_ccopt_clock_spine    create_ccopt_clock_tree
create_ccopt_clock_tree_source_group create_ccopt_clock_tree_spec
innovus 3> create_ccopt_clock_tr
create_ccopt_clock_tree     create_ccopt_clock_tree_source_group
create_ccopt_clock_tree_spec
innovus 3> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): counter_constraints
extract clock generator skew groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock
generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
clock tree clk contains 3 sinks and 0 clock gates.
Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
innovus 4>

```

Post-CTS Timing Report

Setup Time

```

File Edit View Search Terminal Help
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:05:08 mem=2230.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2175.7M, totSessionCpu=0:05:08 **

-----
optDesign Final Summary
-----

Setup views included:
worst_case

+-----+-----+-----+
| Setup mode | all | reg2reg | default |
+-----+-----+-----+
| WNS (ns): | 3.628 | 9.216 | 3.628 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 6 | 3 | 6 |
+-----+-----+-----+

+-----+-----+-----+
| DRVs | Real | Total | |
|---|---|---|---|
| | Nr nets(terms) | Worst Vio | Nr nets(terms) |
+-----+-----+-----+
| max_cap | 0 (0) | 0.000 | 0 (0) |
| max_tran | 0 (0) | 0.000 | 0 (0) |
| max_fanout | 0 (0) | 0 | 0 (0) |
| max_length | 0 (0) | 0 | 0 (0) |
+-----+-----+-----+

Density: 68.794%
Routing Overflow: 0.00% H and 0.00% V

**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2173.7M, totSessionCpu=0:05:08 **
*** Finished optDesign ***
External::optDesign done. (took cpu=0:00:14.0 real=0:00:14.2)
Runtime done (took cpu=0:00:14.0 real=0:00:14.2)

```

Hold Time

```

Terminal
File Edit View Search Terminal Help
# Design Mode: 90nm
# Analysis Mode: MMM Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#####
AAE INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 12
AAE INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2164.24 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:38 mem=2164.2M)

-----
timeDesign Summary
-----

Hold views included:
best_case


+-----+-----+-----+-----+
| Hold mode | all | reg2reg | default |
+-----+-----+-----+-----+
| WNS (ns): | 0.099 | 0.099 | 0.000 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 3 | 3 | 0 |
+-----+-----+-----+-----+


Density: 68.794%
Routing Overflow: 0.00% H and 0.00% V
-----
Reported timing to dir timingReports
Total CPU time: 0.35 sec
Total Real time: 1.0 sec
Total Memory Usage: 2084.859375 Mbytes
innovus 5>

```


Note: No violating path in Post-CTS timing report of setup time and hold time.

Nano Route





Zoomed view of the core



Terminal output after nano routing

```

Terminal
File Edit View Search Terminal Help
#
#-----
# Metal 1          30
# Metal 2          17
# Metal 3           2
#-----
#                   49
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.38 (MB)
#Total memory = 1193.67 (MB)
#Peak memory = 1537.38 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 5.71 (MB)
#Total memory = 1193.19 (MB)
#Peak memory = 1537.38 (MB)
#Number of warnings = 7
#Total number of warnings = 55
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Oct 16 23:37:28 2021
#
#routeDesign: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1193.19 (MB), peak = 1537.38 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity ID Count Summary
WARNING IMPEXT-3493 1 The design extraction status has been re...
WARNING IMPEXT-3530 1 The process node is not set. Use the com...
WARNING TCLCMD-1403 1 '%s'
*** Message Summary: 3 warning(s), 0 error(s)

innovus 5>

```

Verify Geometry

```

terminal
File Edit View Search Terminal Help
Severity ID Count Summary
WARNING IMPEXT-3493 1 The design extraction status has been re...
WARNING IMPEXT-3530 1 The process node is not set. Use the com...
WARNING TCLCMD-1403 1 '%s'
*** Message Summary: 3 warning(s), 0 error(s)

innovus 5> *** Starting Verify Geometry (MEM: 2082.4) ***

**WARN: (IMPVFG-257): verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future releases. Please update your script to use the new command.
VERIFY GEOMETRY ..... Starting Verification
VERIFY GEOMETRY ..... Initializing
VERIFY GEOMETRY ..... Deleting Existing Violations
VERIFY GEOMETRY ..... Creating Sub-Areas
VERIFY GEOMETRY ..... bin size: 2880
VERIFY GEOMETRY ..... SubArea : 1 of 1
VERIFY GEOMETRY ..... Cells : 0 Viols.
VERIFY GEOMETRY ..... SameNet : 0 Viols.
VERIFY GEOMETRY ..... Wiring : 0 Viols.
VERIFY GEOMETRY ..... Antenna : 0 Viols.
VERIFY GEOMETRY ..... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
Cells : 0
SameNet : 0
Wiring : 0
Antenna : 0
Short : 0
Overlap : 0
End Summary

Verification Complete : 0 Viols. 0 Wrngs.
*****End: VERIFY GEOMETRY*****
*** verify geometry (CPU: 0:00:00.2 MEM: 105.0M)

innovus 5>

```

Verify DRC

```

Terminal
File Edit View Search Terminal Help
VERIFY GEOMETRY ..... SubArea : 1 of 1
VERIFY GEOMETRY ..... Cells : 0 Viols.
VERIFY GEOMETRY ..... SameNet : 0 Viols.
VERIFY GEOMETRY ..... Wiring : 0 Viols.
VERIFY GEOMETRY ..... Antenna : 0 Viols.
VERIFY GEOMETRY ..... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
Cells : 0
SameNet : 0
Wiring : 0
Antenna : 0
Short : 0
Overlap : 0
End Summary

Verification Complete : 0 Viols. 0 Wrngs.

*****End: VERIFY GEOMETRY*****
*** verify geometry (CPU: 0:00:00.2 MEM: 105.0M)

innovus 5> #-report counter.drc.rpt # string, default="", user setting
*** Starting Verify DRC (MEM: 2187.4) ***

VERIFY DRC ..... Starting Verification
VERIFY DRC ..... Initializing
VERIFY DRC ..... Deleting Existing Violations
VERIFY DRC ..... Creating Sub-Areas
VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {0.000 0.000 18.600 14.600} 1 of 1
VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.

Verification Complete : 0 Viols.
*** End Verify DRC (CPU: 0:00:00.0 ELAPSED TIME: 0.00 MEM: 0.0M) ***

```

Verify Connectivity

```

Terminal
File Edit View Search Terminal Help
*** Starting Verify DRC (MEM: 2187.4) ***

VERIFY DRC ..... Starting Verification
VERIFY DRC ..... Initializing
VERIFY DRC ..... Deleting Existing Violations
VERIFY DRC ..... Creating Sub-Areas
VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {0.000 0.000 18.600 14.600} 1 of 1
VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.

Verification Complete : 0 Viols.

*** End Verify DRC (CPU: 0:00:00.0 ELAPSED TIME: 0.00 MEM: 0.0M) ***

/VERIFY_CONNECTIVITY use new engine.

***** Start: VERIFY CONNECTIVITY *****
Start Time: Sat Oct 16 23:40:20 2021

Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (18.6000, 14.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary
Found no problems or warnings.
End Summary

End Time: Sat Oct 16 23:40:20 2021
Time Elapsed: 0:00:00.0


***** End: VERIFY CONNECTIVITY *****
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.0 MEM: 0.000M)

```


innovus 5> █

Note: No violations or errors in Geometry, DRC, and Connectivity

Violation Browser



Timing Debug



Note: All the paths are passing.

Targets Achieved

- RTL to GDSII flow of mod 5 counter has been done without any timing violations
- Detailed timing report files are located in counter -> physical_design -> timingReports folder
- Power analysis output is shown in this report