MOD 5 Counter

RTL to GDSII Flow

RAHUL KUMAR - 2021EEN2023

ELP831 IEC LAB - I

PROF. JAYADEVA AND PROF KAUSHIK SAHA

INDEX

- 1. Objective
- 2. GitHub Link and Server Path
- 3. Folder Structure
 - 3.1. Verilog Code and Testbench
 - 3.2. TCL File
 - 3.3. SDC File
- 4. Simulation of Verilog Code
- 5. Synthesis
 - 5.1. Gate Level Netlist in GUI
 - 5.2. Timing Report
 - 5.3. Power Report
- 6. Physical Design
 - 6.1. Floor Planning
 - 6.2. Power Planning
 - 6.2.1. Ring
 - **6.2.2.** Stripe
 - 6.3. Special Route
 - 6.4. Standard Cell
 - **6.5. Pre-CTS Timing Report**
 - 6.6. Clock Tree Synthesis
 - **6.7. Post-CTS Timing Report**
 - 6.8. Nano Route
 - 6.9. Verify Geometry
 - 6.10. Verify DRC
 - 6.11. Verify Connectivity
 - 6.12. Violation Brower

Objective

- RTL to GSDII Flow for mod 5 Counter
- Synthesis and physical design of mod 5 counter

GitHub Link and Server Path

GitHub Link: GitHub Link

Sever Path: EEN212023

Folder Structure

This is my folder structure which shows all the files and folder before starting any process.

```
PhysicalDesign_65nm
         LEF_file
                   trial_gcd.lef
         timing_lib
                   uk65lscllmvbbr_090c125_wc_ccs.lib
                   uk65lscllmvbbr_110c-40_bc_ccs.lib
          counter
                    rtl
                              counter.v
                              counter_tb.v
                    synthesis
                              counter.tcl
                             counter.sdc
                    physical_design
                             Default.view
           qrcTechFile.tch
           power_rail_commands
```

Verilog Code and Testbench

Verilog Code is located at PhysicalDesign_65nm -> counter -> rtl -> counter.v

```
timescale 1ns / 1ps
module counter(
       clk,
       rst,
       count
    parameter MOD = 5;
    input clk;
                                      // Clock signal
                                      // Reset signal
    input rst;
    output reg [2:0] count;
                                      // Three-bit output
    always@(negedge clk) begin
                                      // Falling edge of the clock
       if(!rst || count == MOD-1) // count = 0, if reset is low or
            count<=0;
       else
                                       // Increment the value of count
           count<=count+1;</pre>
    end
endmodule
```

Test Bench code is located at PhysicalDesign_65nm -> counter -> rtl -> counter_tb.v

```
timescale 1ns / 1ps
module counter_tb();
    reg clk;
    reg rst;
    wire [2:0] count;
    initial begin
                           // start clock with low value
// keep reset = 0 for 20 ns
        clk=0;
        rst=0; #20;
                            // then making reset = 1 for 100 ns
        rst=1; #100;
        $finish;
                            // stop the simulation after 120 ns
// instantiating module counter here
    counter DUT (.clk(clk),
                  .rst(rst),
                  .count(count));
    always #5 clk = ~clk; // generating clock signal with period = 10 ns
endmodule
```

TCL File

TCL file is located at PhysicalDesign_65nm -> counter -> synthesis -> counter.tcl

```
set search path
'/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synops
vs/ccs"
set_attribute lib_search_path
'/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synops
set_attribute hdl_search_path "../rtl/"
set_attribute library "uk65lscllmvbbr_100c25_tc_ccs.lib"
read hdl counter.v
elaborate
check design -unresolved
read sdc counter.sdc
synthesize -to_mapped -effort medium
write_hdl > ../physical_design/counter_netlist.v
write_sdc > ../physical_design/counter_sdc.sdc
write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold
split > delays.sdf
```

Above counter.tcl file contains list of commands to generate Verilog code and sdc file to be used in the next stage of physical design. Output files will be stored in physical design folder.

SDC File

SDC File is located at PhysicalDesign 65nm -> counter -> synthesis -> counter.sdc

```
set sdc_version 1.7

set_units -capacitance 1000fF
set_units -time 1000ps

# Set the current design
current_design counter


create_clock -name clk -period 10 -waveform {0 5} [get_ports "clk"]
set_clock_transition -rise 0.1 [get_clocks "clk"]
set_clock_transition -fall 0.1 [get_clocks "clk"]
set_clock_uncertainity 0.1 [get_ports "clk"]
set_clock_uncertainity 0.1 [get_ports "clk"]
set_input_delay -max 1.0 [get_ports "rst"] -clock [get_clocks "clk"]
set_output_delay -max 1.0 [get_ports "count"] -clock [get_clocks "clk"]
set_wire_load_mode "top"
```

Above counter.sdc file specifies the timing constraints on clock period, clock rise time, clock fall time and delay for reset and count signals

Simulation of Verilog Code

Waveform


counter.v and counter_tb.v is used for simulation. 3-bit output goes from 0 to 4 when reset signal is high otherwise output remains zero.



Synthesis


```
cd synthesis
load_module encounter
rc -f counter.tcl
```

Output of above commands



Gate level Netlist in GUI

gui_show



Timing Report

report_timing_summary

legacy genus:/> report timing

Warning : Timing problems have been detected in this design. [TIM-11] : The design is 'counter'.

 ${\tt Genus(TM) \ Synthesis \ Solution \ 19.12-s121_1}$ Generated by:

Generated on: Oct 16 2021 11:46:50 pm

Module: counter

Technology library: uk65lscllmvbbr 100c25 tc

Operating conditions: Wireload mode: uk65lscllmvbbr 100c25 tc (balanced tree)

top

Area mode: timing library

Pin		Type	Fanout			Delay (ps)	Arrival (ps)	
(clock clk) count reg[0]/CKB		launch			100		5000 5000	
count_reg[0]/Q		DFCQM2RA	3	3.8	52		5229	R
count[0]	<<<	interconnect out port			52	+0 +0	5229 5229	
(counter.sdc_line_18_2_1)		ext delay				+1000	6229	R
(clock clk)		capture					10000	R

Cost Group : 'clk' (path_group 'clk')
Timing slack : 3771ps

Start-point : count_reg[0]/CKB End-point : count[0]

legacy genus:/>

Power Report

legacy_genus:/> report_power

: Joules engine is used. [RPT-16]

: Joules engine is being used for the command report_power.

Instance: /counter Power Unit: W

PDB Frames: /stim#0/frame#0

Category	Leakage	Internal	Switching	Total	Row%
memory register latch logic bbox clock pad pm	0.00000e+00 9.61831e-10 0.00000e+00 4.73233e-10 0.00000e+00 0.00000e+00 0.00000e+00	0.00000e+00 1.95137e-06 0.00000e+00 1.83381e-07 0.00000e+00 0.00000e+00 0.00000e+00	0.00000e+00 1.01284e-07 0.00000e+00 1.64176e-07 0.00000e+00 2.10000e-07 0.00000e+00	0.00000e+00 2.05362e-06 0.00000e+00 3.48030e-07 0.00000e+00 2.10000e-07 0.00000e+00	0.00% 78.63% 0.00% 13.33% 0.00% 8.04% 0.00% 0.00%
Subtotal Percentage	1.43506e-09 0.05%	2.13475e-06 81.74%	4.75460e-07 18.21%	2.61165e-06 100.00%	100.00%

legacy_genus:/>

Power Details Report — bessel1

×

Generated by: Genus(TM) Synthesis Solution 19.12-s121_1 (Dec 3 2019 15:07:17)

Generated on: Oct 16 2021 23:45:01

Module: design:counter

Technology library: uk65lscllmvbbr_100c25_tc

Operating conditions: uk65lscllmvbbr_100c25_tc (balanced_tree)

Wireload mode: top

Instance	-	Cells	Leakage (nW)	Internal (nW)	Net (nW)	Switching (nW)
counter		9	1.435	2134.749	475.460	2610.209
			ı	1		


Close

<u>H</u>elp


Physical Design


Step by step process of physical design has been described in this section

encounter




Floor planning







Power Planning


Rings





Stripes





Terminal output

					Terminal
File	Edit	View	Search	Terminal	Help

addRing created 8 wires.

ViaGen created 8 vias, deleted 0 via to avoid violation.

Layer	Created	Deleted
ME7	4	NA
VI7	8	0
ME8	4	NA

innovus 1> addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.

When breaking rings, the power planner will consider the existence of blocks.

Stripes will not extend to closest target.

The power planner will set stripe antenna targets to none (no trimming allowed).

Stripes will not be created over regions without power planning wires.

The entire stripe set will break at the domain if one of the nets is not in the domain.

addStripe will break automatically at non-default domains when generating global stripes over ${\sf AddStripe}$ segment minimum length set to 1


Offset for stripe breaking is set to 0.


**WARN: (IMPPP-193): The currently specified spacing 0.4000 in -spacing option might crea

Creating Power rails with special route


```
globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
```

Special Route






Standard Cell



Zoomed view of the core



Pre-CTS Timing Report

Setup Time

	al 🔻			Sat 23:28	
				Terminal	
File Edit View Search Terminal Help					
Done Building Tim	ing Graph	cpu=0:00:	00.2 real=0	9:00:01.0 totSessionCpu=0:04:15 mem=2110.7M)	
up views included: rst case					
Setup mode		reg2reg		•	

DRVs	Real	Real		
DNV5	Nr nets(terms)	Worst Vio	Nr nets(terms)	
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)	0.000 0.000 0	0 (0) 0 (0) 0 (0) 0 (0)	

Density: 68.794% Routing Overflow: 0.00% H and 0.00% V

Reported timing to dir timingReports
Total CPU time: 0.33 sec
Total Real time: 1.0 sec
Total Memory Usage: 2055.429688 Mbytes
innovus 3>

Hold Time

```
Terminal
File Edit View Search Terminal Help
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
timeDesign Summary
Hold views included:
  best_case
      Hold mode
                     | all | reg2reg | default |
                          0.102
                                     0.102
     WNS (ns):|
TNS (ns):|
Violating Paths:|
All Paths:|
                                                 0.000
                                     0.000
                                                0.000
                          0.000
                          0
3
Density: 68.794%
Routing Overflow: 0.00% H and 0.00% V
Reported timing to dir timingReports
Total CPU time: 0.42 sec
Total Real time: 1.0 sec
Total Memory Usage: 2029.234375 Mbytes
innovus 3>
```

Note: No violating path in Pre-CTS timing report for setup and hold time

Clock Tree Synthesis

```
Create_ccopt_clock_tree_spec
Ccopt_design
```

Terminal output of above commands

```
File Edit View Search Terminal Help

CreateTQuantusModelFile

CreateTack

CreatelPach CreateStack

Create analysis view

Create analysis view

Create copt_clock spine

Create ccopt_clock spine

Create ccopt_clock tree source group

Create ccopt_lock tree source group

Innovus 3> Create ccopt_clock tree source group

Create ccopt_lock tree source group

Innovus 3> Create ccopt_clock tree spec

Innovus 3> Create ccopt_clock tree copt_clock tree spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.

Innovus 4> I
```

Post-CTS Timing Report

Setup Time


```
File Edit View Search Terminal Help
***PoptDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2175.7M, totSessionCpu=0:05:08 **
     optDesign Final Summary
Setup views included: worst_case
      Setup mode
                           all
                                  | reg2reg | default |
            WNS (ns):|
TNS (ns):|
                                     9.216
                          3.628
                                                3.628
                          0.000
                                     0.000
                                                0.000
     Violating Paths:
All Paths:
                                                  0
6
                            0
6
```

	.4			
DRVs	Real			
DRVS	Nr nets(terms)	Worst Vio	Nr nets(terms)	
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)	0.000 0.000 0.000	0 (0) 0 (0) 0 (0) 0 (0) 0 (0)	

```
Density: 68.794%
Routing Overflow: 0.00% H and 0.00% V


**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2173.7M, totSessionCpu=0:05:08 **
*** Finished optDesign ***
External::optDesign done. (took cpu=0:00:14.0 real=0:00:14.2)
Puntime done (took cpu=0:00:25 % real=0:00:25 %)
```


Hold Time




Note: No violating path in Post-CTS timing report of setup time and hold time.

Nano Route





Zoomed view of the core



Terminal output after nano routing

Verify Geometry

innovus 5>

Verify DRC

```
Terminal
File Edit View Search Terminal Help
File Edit View Search Terminal Help

VERIFY GEOMETRY ... SubArea : 1 of 1

VERIFY GEOMETRY ... Cells :

VERIFY GEOMETRY ... SameNet :

VERIFY GEOMETRY ... Wiring :

VERIFY GEOMETRY ... Antenna :

VERIFY GEOMETRY ... Sub-Area : 1 comp

VG: elapsed time: 0.00

Begin Summary ... Cells : 0

SameNet : 0
                                                                                    0 Viols
                                                                                   0 Viols.
0 Viols.
0 Viols.
                                             . Sub-Area : 1 complete 0 Viols. 0 Wrngs.
    SameNet
                           : 0
    Wiring
Antenna
Short
Overlap
End Summary
                            : 0
    Verification Complete : 0 Viols. 0 Wrngs.
*********End: VERIFY GEOMETRY*******
  *** verify geometry (CPU: 0:00:00.2 MEM: 105.0M)
innovus 5> #-report counter.drc.rpt
*** Starting Verify DRC (MEM: 2187.4) ***
                                                                                                     # string, default="", user setting
   VERIFY DRC ... Starting Verification
VERIFY DRC ... Initializing
VERIFY DRC ... Deleting Existing Violations
VERIFY DRC ... Creating Sub-Areas
VERIFY DRC ... Using new threading
VERIFY DRC ... Sub-Area: {0.000 0.000 18.600 14.600} 1 of 1
VERIFY DRC ... Sub-Area: 1 complete 0 Viols.
    Verification Complete : 0 Viols.
  *** End Verify DRC (CPU: 0:00:00.0 ELAPSED TIME: 0.00 MEM: 0.0M) ***
```


Verify Connectivity

```
Terminal
File Edit View Search Terminal Help
*** Starting Verify DRC (MEM: 2187.4) ***
 VERIFY DRC ..... Starting Verification VERIFY DRC ..... Initializing
 VERIFY DRC ..... Deleting Existing Violations
VERIFY DRC ..... Creating Sub-Areas
 VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {0.000 0.000 18.600 14.600} 1 of 1
VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.
 Verification Complete: 0 Viols.
*** End Verify DRC (CPU: 0:00:00.0 ELAPSED TIME: 0.00 MEM: 0.0M) ***
/ERIFY CONNECTIVITY use new engine.
****** Start: VERIFY CONNECTIVITY ******
Start Time: Sat Oct 16 23:40:20 2021
Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (18.6000, 14.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Begin Summary
 Found no problems or warnings.
End Summary
End Time: Sat Oct 16 23:40:20 2021
Γime Elapsed: 0:00:00.0
****** End: VERIFY CONNECTIVITY ******
 Verification Complete : 0 Viols. (CPU Time: 0:00:00.0 MEM: 0.000M)
                                           0 Wrngs.
```


innovus 5>

Note: No violations or errors in Geometry, DRC, and Connectivity

Violation Brower



Timing Debug



Note: All the paths are passing.

Targets Achieved

- RTL to GDSII flow of mod 5 counter has been done without any timing violations
- Detailed timing report files are located in counter -> physical_design -> timingReports folder
- Power analysis output is shown in this report