

Cryptography
Steganography

CIA → Confidentiality Integrity Availability.

Keys → Symmetric
→ Asymmetric

AES algo for encryption
Advanced Encryption Standard.

IDEA

DMPG

Stages of DLM

- 1) Data acquisition.
- 2) Data storage
- 3) Backup and Recovery.
- 4) Data Management/sharing
- 5) Data usage
- 6) Data retention & destruction

#


HPC

Intro to Parallel Computing


Ananth Grama, Anshul Gupta, George Karypis
& Vipin Kumar

Compute followed by communication is II processing.

Model of Network Security



$\text{key(Encryption)} = \text{key(Decryption)} \Rightarrow \text{Symmetric Key}$.
 $\text{key(Encryption)} \neq \text{key(Decryption)} \Rightarrow \text{Asymmetric (Public) key.}$



$\text{SPMD} \rightarrow \text{Single Program Multiple Data.}$

Dichotomy of Computing Platforms

- ① Logical organization \rightarrow Programmer's view.
- ② Physical organization \rightarrow Actual hardware organiz".

T-com \Rightarrow Time required for process communication.

Granularity = $\frac{\text{Computation}}{\text{Communication}}$

PE → Processing Element.

IC → Interconnection Network.


PRAM → Parallel Random Access Machines



Coarse Grain → Small number of large sized tasks.

Fine Grain → Lower Communication
→ Large number of small sized tasks.
→ Higher Communication.
→ Load balancing.

Memory Architectures ? UMA → Uniform Memory Access
NUMA → Non-uniform - II -



- Locality of Reference.

PE → Processing Element

IC → Interconnection Network


PRAM → Parallel Random Access Machines



Coarse Grain → Small numbers of larger sized tasks.

Fine Grain → Lower Communication.
→ Large number of small sized task.
→ Higher Communication.
→ Load balancing.

Memory Architectures ? UMA → Uniform Memory Access
NUMA → Non-uniform - " -



More

towards
sequential

- Locality of Reference.

D	D	M	M	T	T
---	---	---	---	---	---

29/01/24
DMPG (Mod 2) → Data storage & data availability.
HDD, SSD.

SATA Device.

- What is Data Center?

→ DAS → Direct Attached Storage

→ NAS → Network -||- -||-

→ SAN → Storage Attached Network.

DAS Interface

SCSI

SAS

SATA

PCIe

CNS

Attacks

- ↓
- Passive
- Release of msg content
 - Traffic analysis

Active

- Masquerade
- Replay
- Modification of msg
- Denial of service



HCI

WIMP → Windows Icons menus Pointers.
Interface
OR

Windows Icons Mice & pull-down menus

CENS

Classical Encryption Techniques

Plaintext, Ciphertext, Enciphering (Encryption),

Secret Key → Symmetric.

Public Key → Asymmetric.

Cryptographic algorithms → Cipher.

Cryptanalysis → Science of studying attacks against
cryptographic systems.

① Ciphers

Symmetric Cipher

Block
cipher

encrypt data
block of
plaintext
at a time

(64 or 128 bit)
DES AES.

Asymmetric Cipher

Stream
Cipher

encrypts
data one
bit or byte
at a time.

① Symmetric Encryption.

$$Y = E_K(X) \text{ or } Y = E(K, X)$$

algo.
Key
plaintext.

$$X = D_K(Y) \text{ or } X = D(K, Y)$$

Classical Cryptography

↓
Transposition
ciphers

↓
Substitution
ciphers

Combination

is product cipher.

- All modern ciphers are "product ciphers".

DMPG

Storage Network Industry Association (SNIA)

RAID types

→ H/W RAID

→ S/W RAID



HCI Activity

Word processor for blind people.
Design a UI for word processor for blind people.

#

HPC Lab.


OpenMP

MPI

Cuda

① OpenMP.

- portable shared memory programming
- program for C/C++
- parallel section has to be defined by developer.



`omp_get_num_threads()` → Total no. of threads.

`omp_get_thread_num()` → thread no. for specific thread.

```
# pragma omp parallel
{
```

// parallel section.

}

To set no. of threads:

- ① `export OMP_NUM_THREADS=2` // env. variable.
- ② In program.



(a. i)

it includes cache

it includes cache

int sw.

storage
Vedra

II DMPG

Distributed Management by Policy

- Storage attachment strategies

DAS

SAN

NAS

- Network Topologies

- VM's

- Cloud Storage

- RAID levels (0, 1, 3).

RAID 0 → Striping

RAID 1 → Mirroring

RAID 5 → Striping with parity.

RAID 6 → Striping with distributed parity.

(Explain any 2 RAID levels given)

- Storage pooling

Primary Storage Pool.

Copy Storage Pool.


- Storage Provisioning.



HPC


PRAM \rightarrow Parallel Random Access machine.
also stands for no. of processors.

PRAM Model Implementation.




① Shared memory model

- emphasizes on control parallelism.
- share a common memory space.
- cache coherency problem.



② Message Passing Platform


- MPI
- distributed memory approach.
- interaction through message passing.



③ Distributed Memory.

- processors have their local memory.
- no issue of cache coherency.
- explicitly need to define sub-tasks by programmers.


• Physical Complexity of parallel computer.




• Interconnection Network.

- made up of switches & links.
- carry data between processors & memory.
- static / dynamic routing.

Direct network Indirect network



switch.



HCI

Usability goals & measures:

1. Time to learn.
2. Speed of performance.
3. Rate of errors by users.
4. Retention over time.
5. Subjective satisfaction

ERP Evaluation

1. 30 m.s.
2. 60 %
3. very high.
4. 90 %.
5. 40 %.

RNI


- Objectives of research.
- Type of research.
 - i) Descriptive / Analytical
 - ii) Applied vs Fundamental
 - iii) Quantitative vs Qualitative.
 - iv) Conceptual vs Empirical.

10/8/24
Tuesday

#

HPC

- Network Topologies (static/dynamic).
- Topologies tradeoff performance for cost.
- Crossbars network topologies
 $m_1 m_2 m_3$ (memory banks)



($P \times M$)

cost complexity = $O(p^2)$
(crossbar)


Networks

↳ Blocking
↳ Non-blocking.

$$\text{Cost of switch} = (\text{degree of switch})^2$$



Multistage Interconnection Network (MIN)



- Omega network (most commonly used MIN)

- $\log P$ stages


- If $i/p i$ is connected to $o/p j$

$$j = \begin{cases} 2i & 0 \leq i \leq P/2 - 1 \\ 2i + 1 - P & P/2 \leq i \leq P - 1 \end{cases}$$


$$P = 8, i = 4 \Rightarrow \text{stages} = \log P = \log_2 8 = 3.$$

Perfect Shuffle patterns connected using 2×2 switcher.

2 modes \rightarrow Pass through, cross over.




$$n(\text{switching nodes}) = P/2 \times \log P$$



$s \rightarrow$ binary represⁿ of source.
 $d \rightarrow$ — || destⁿ.

We check the MSB's for s & d to decide whether to use cross-over / pass-through.



pass through
cross over
Source \rightarrow (1 1 0 0)
dest \rightarrow (1 0 0 0)

stage stage stage
0 1 2

cost complexity = $O(p \log p)$


Above network is blocking



Crossbar
network
 $O(p^2)$

multistage
network
 $O(p \log p)$


- Completely connected network:




$$\Rightarrow 6$$

$$\frac{8 \times 7}{2} = 28.$$

1-D-torus



2-D-torus



(2-D mesh with wrap around link)

$$p = 16.$$

02/08/24
Fridays

- Dense or Sparse architecture.

$T_S \rightarrow$ Time for sequential

$T_P \rightarrow$ Time for parallel.

- Parallelism go hand in hand with Concurrency.

1	2	3	4	5	6	7
SUM						

if ($T_p \geq T_s$)


use parallel

else

use sequential

④ Hypercube.

- Every D dimensional hypercube has 2^D nodes.
- Every hypercube with $D > 0$, can be formed by connecting 2^{D-1} hypercubes.






Dist? bet? P's is bit difference (Hamming distance)

Farthest dist? bet? 2 nodes = $\log_2 P$


e.g. (0000, 1111) = 4 links
 $\log_2^{16} = 4$

• Tree-Based Network.



Drawback: Traffic through root only

FAT Tree:





Q. How to evaluate architecture

Diameter \rightarrow distⁿ betⁿ 2 farthest points

$$\text{Linear arr} = p - 1$$

$$\text{mesh} = 2(\sqrt{p} - 1)$$

$$\text{tree} = \log p$$

$$\text{hypercube} = \log p$$

$$\text{complete connected} = O(1)$$

Bisection Width \rightarrow min. no. of wires to be cut to divide network into 2 networks.

Cost \rightarrow no. of links (no. of wires)

Arc Connectivity \rightarrow min. no. of arcs that need to be removed to divide network into 2 parts.

Channel width \rightarrow no. of bits that can be communicated over a channel simultaneously, betⁿ 2 nodes.

Peak Rate

Channel Bandwidth = channel width \times peak rate.

Cache Coherence in multiprocessor system

- Every processor may have different cache
- copy

HCI → MS Dynamics, SAP



26/08/23
Tuesday

DMRG

Cloud Storage

- low cost, high bandwidth,
- CSP's (Cloud Storage Providers)
- Public & Private clouds.
- Safety
- Cloud Types:
 - 1) Public 2) Private 3) Hybrid 4) Community
 - 5) Mobile
- Functionality
 - 1) Syncing 2) Enhanced Security
 - 3) Collaboration Tools 4) Space efficiency
 - 5) Disaster Recovery 6) Pay-as-you-Go (Cost)

Cache Coherency

27/08/23
Wednesday

HPC.

Message Passing Costs in Parallel Computers.

- 1) Startup time (t_s) → only once.
- 2) Per hop time (t_h) → at each hop, latency.
- 3) Per-word transfer time (t_w) → $m(\text{words}) \times t_w$.

D	D	M	M	V	V	V
---	---	---	---	---	---	---

① Store & forward Routing

$$t_{comm} = t_s + (m t_w + t_h) l.$$

↑ multiplicative term.

where, t_{comm} = Communication time.

t_s ⇒ Startup time.

m ⇒ no. of words.

t_w ⇒ per word transfer time.

t_h ⇒ per hop time.

l ⇒ no. of links traversed.

If t_h is very small then,

$$t_{comm} = t_s + m t_w.$$

Human Relations at work

Father of mgmt studies - Frederick Taylor.

Henry Fayol - 14 principles.

- 1) Division of work
- 2) Authority
- 3) Discipline
- 4) Unity in command.
- 5) Unity in direction
- 6) Alignment of personal & general interests
- 7) Remuneration
- 8) Centralization
- 9) Scalar Chains
- 10) Order
- 11) Equality



#

HPC

()

Packet Routing

- message is broken down into packets & pipeline them through the network
- error checking, sequencing & header information.

$$\text{total communication} = t_{\text{comm}} = t_s + t_h l + t_w m \cdot \text{cart}$$

↑
additive
term.

- Disadv: Each packet will carry more information

()

Cut-through Routing

- message divided into flits (basic unit)
- flits are too small, thus also header.
- traces msg decoder path & all flits are routed in same path.

$$t_{\text{comm}} = t_s + t_h l + t_w m.$$

↑
tw is very small

if l is large, use cut-through routing

if l is smaller, use store & forward (overhead is less)

(CLUDED)

- Simplified cost model for communicating messages
from i to j (thick) \propto length
(Mod 1 Complete)

Mod 2 Principles of parallel Algorithm Design.

Authors: Ananth Grama, Anshul Gupta, George Karypis & Vipin Kumar

Step 1: Decompose the task into sub-tasks.

$$\begin{matrix} & \begin{matrix} 0 & 1 & 2 & 3 & 4 \end{matrix} \\ \begin{matrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \end{matrix} & \times & \begin{matrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \end{matrix} = & \begin{matrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \end{matrix} \end{matrix}$$

matrix vector vector

Here, decomposition can be done in 'n' no. of ways.
Tradeoff betⁿ memory & communication overheads.

- Maximum degree of concurrency: no. of tasks (max) running parallelly
- Algorithms differ for dense & sparse matrices.