

# Comparision between Vedic and Array multipliers

*by* Rahul Shubhaang

---

**Submission date:** 24-Oct-2019 02:55PM (UTC+0800)

**Submission ID:** 1199347648

**File name:** vlsiupdated.doc (162.5K)

**Word count:** 627

**Character count:** 3667

# Comparison of Vedic Multiplier with Conventional Array Multiplier

G. Jaya Rama Vardhan Reddy (13, 170907032) and Mamidi Rahul Subhaang (14, 170907040)  
 Email id:-vardhanramaguvvala@gmail.com Email id:-rahul.page2016@gmail.com  
 V Semester, Section-D, ECE,  
 MIT

**Abstract**—In the current developing world, demand for high speed multipliers has increased. To satisfy the need of fast multipliers we have to use high Throughput Arithmetic operations. One of the most important Arithmetic operations is Multiplication. In general, we define the performance of any DSP system based on the performance of a multiplier, as in general multiplier is slow. So the speed and area of multiplier became very important in real time applications. while designing a fast multiplier it consumed large area, so designing a multiplier which is efficient in both speed and area became a big challenge. So in designing a system in Verilog approach low power multipliers are required to make our system more efficient. Our Report mainly deals with the comparison of both conventional array multiplier and a Vedic multiplier. Here, we compare our design mainly on area, number of LUT's used, delay, memory and hardware complexity

**Index Terms**— Array Multiplier, Vedic Multiplier, Multipliers Urdhva Tiryagbhayam.


## I. INTRODUCTION

In many DSP systems performing Arithmetic operations is a basic operation performed, in the Arithmetic Operations like Multiplication plays a major part. In designing ALU's the major requirement is an effective multiplication algorithm. In Fast Fourier transform and convolution also the basic block is multiplication, so as the execution time is our first priority, fast multipliers are required. For the fabrication of many complex circuits fast and efficient multiplier is really an important thing as a designer. One of the basic algorithm used is Array multiplication algorithm, this algorithm is associated with high hardware complexity. So a fast multiplication process is developed by Vedic mathematics. This multiplication uses Urdhva Tiryagbhayam sutra. In the rest of the report we will be dealing with Vedic multiplier, Array multiplier, comparison and finally with a conclusion.


## II. VEDIC MULTIPLIER

This algorithm is mainly basically on vertical and crosswise multiplication. The following circuit & block diagrams depict the process of Vedic multiplication.


### A. 2x2 bit Vedic Multiplier:



### B. 4X4 Multiplier Block:




### C. 8X8 Multiplier Block



### III. ARRAY MULTIPLICATION:

Array multiplier is a layout of a combinational logic. It utilizes short wires that run from one full adder to the next full adder horizontally, vertically or diagonally. The following diagram depicts the process of array multiplication. The array multiplier is one of the basic multipliers and hence is highly inefficient.



The conventional array multiplier utilizes carry save addition to add the products. In this method, we first generate the product terms through AND gates. The first row can comprise either HA's or FA's (i.e. half adders or full adders respectively). If we use FA's in the first row then the cin to the block must be zero. Then the carry generated in each FA is transferred to the forward progressing diagonal block in the next row. Since we add carries in the next stage it is carry save method of addition. Continuing this process, we get the sum of all the product terms. The output of the final row is the required product of the two operands.

### IV. COMPARISONS OF BOTH MULTIPLIERS:

Parameters	Array multiplier	Vedic multiplier
Area	more	less
Hardware Complexity	High	low
Memory	more	less
Delay	more	less
No of LUT's	more	less
Power consumption	High	low

### V. CONCLUSION

As we see from the above comparisons we found that Vedic Multiplier consumes less area, memory than conventional array multiplier. In terms of Hardware complexity also Array Multiplier is more complex with respect to hardware due to many full and half adders. Hence Vedic Multiplier is better than Array Multiplier.

### REFERENCES

- [1] <https://www.slideshare.net/saikrishnakoppuravur/vedic-multiplier-based-on>.
- [2] <https://www.youtube.com/watch?v=z8dKhtbM3BE>.
- [3] <https://pdfs.semanticscholar.org/311a/78a5a9fa089f786f64e4eb8b583de3b6ab9d.pdf>
- [4] <https://www.caeaccess.org/archives/volume5/number1/gaikwad-2016-cae-652140.pdf>

# Comparision between Vedic and Array multipliers

## ORIGINALITY REPORT

0%

SIMILARITY INDEX

0%

INTERNET SOURCES

0%

PUBLICATIONS

0%

STUDENT PAPERS

## PRIMARY SOURCES

Exclude quotes On

Exclude bibliography On

Exclude matches < 10 words