

Name: Md Raihanul Islam Bhuiyan

Id : 20601239

Section: 12

Course : CSE 350

Assignment: 3

Ans to the Q: No. 1

lw and sw instructions need memory access.

Given that,

lw = 25% and sw = 10%

$\therefore$  Fraction of all cycles that the data

memory used is  $-(25 + 10)\%$

$-\ 35\%$

(Ans)

Ans to Q. No. 2

addi, beq, lw and sw instructions will need the input of the sign extender.

Given that,



addi = 20%, beq = 25%, lw = 25%, sw = 10%

∴ fraction of all cycles where the input of sign extender circuit needed is  $= (20 + 25 + 25 + 10)\%$   
 $= 80\%$

(Ans)

Ans to the Q.N: 3

Datapath showing the pipeline stages using stall is given below:




addi \$t0, \$t0, 2

srl \$t0, \$t3, 2

$$\therefore \text{CP1} = \frac{17}{9} = 2.714 \text{ (Ans)}$$


Ans to 1st Q: N: 4



∴ There are 13 clock cycles.

∴ CPE =  $\frac{13}{7} = 1.8571$  (Ans)

Ans to 1st Q: N: 5



∴ There are 13 clock cycles.

∴ CPE =  $\frac{13}{7} = 1.8571$



We cannot do scheduling here. Because,  
it will change the sequence of the code  
and will cause error.

So, for the seven lines of MIPS instruction  
there will be 13 clock cycles.