

### **VNH5019A-E**

# Automotive fully integrated H-bridge motor driver

#### **Features**

Туре	R <sub>DS(on)</sub>	I <sub>out</sub>	V <sub>ccmax</sub>
VNH5019A-E	18 mΩ typ (per leg)	30 A	41 V

- ECOPACK®: lead free and RoHS compliant
- Automotive Grade: compliance with AEC guidelines
- Output current: 30 A
- 3 V CMOS compatible inputs
- Undervoltage and overvoltage shutdown
- High-side and low-side thermal shutdown
- Cross-conduction protection
- Current limitation
- Very low standby power consumption
- PWM operation up to 20 khz
- Protection against:
  - Loss of ground and loss of V<sub>CC</sub>
- Current sense output proportional to motor current
- Charge pump output for reverse polarity protection
- Output protected against short to ground and short to V<sub>CC</sub>

### Description

The VHN5019A-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic high-side drivers and two low-side switches. The high-side driver switch is designed using STMicroelectronics' well known and proven proprietary VIPower<sup>®</sup> M0 technology that allows to efficiently integrate on the same die a true



Power MOSFET with an intelligent signal/protection circuit.

The three dice are assembled in MultiPowerSO-30 package on electrically isolated lead-frames. This package, specifically designed for the harsh automotive environment offers improved thermal performance thanks to exposed die pads. The input signals IN<sub>A</sub> and IN<sub>B</sub> can directly interface to the microcontroller to select the motor direction and the brake condition.

The DIAG<sub>A</sub>/EN<sub>A</sub> or DIAG<sub>B</sub>/EN<sub>B</sub>, when connected to an external pull-up resistor, enable one leg of the bridge. They also provide a feedback digital diagnostic signal. The CS pin allows to monitor the motor current by delivering a current proportional to its value when CS\_DIS pin is driven low or left open. The PWM, up to 20 KHz, lets us to control the speed of the motor in all possible conditions. In all cases, a low-level state on the PWM pin turns-off both the LS<sub>A</sub> and LS<sub>B</sub> switches. When PWM rises to a high-level, LS<sub>A</sub> or LS<sub>B</sub> turn-on again depending on the input pin state.

Output current limitation and thermal shutdown protects the concerned high-side in short to ground condition.

The short to battery condition is revealed by the overload detector or by thermal shutdown that latches off the relevant low-side.

Active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes in all configurations for the motor.

CP pin provides the necessary gate drive for an external n-channel PowerMOS used for reverse polarity protection.

Contents VNH5019A-E

### **Contents**

1	Bloc	k diagra	am and pin description	5
2	Elec	trical sp	pecifications	9
	2.1	Absolu	ute maximum ratings	9
	2.2	Therm	nal data	10
	2.3	Electri	cal characteristics	11
	2.4	Wavefo	orms and truth table	14
	2.5	Revers	se battery protection	19
3	Pack	kage an	d PCB thermal data	26
	3.1	MultiPo	owerSO-30 thermal data	26
		3.1.1	Thermal calculation in clockwise and anti-clockwise operation in steady-state mode	27
		3.1.2	Thermal calculation in transient mode	27
4	Pack	kage an	d packing information	30
	4.1	ECOP	ACK®	30
	4.2	MultiPo	owerSO-30 mechanical data	30
	4.3	MultiPo	owerSO-30 suggested land pattern	32
	4.4	MultiPo	owerSO-30 packing information	33
5	Orde	er codes	s	34
6	Revi	sion his	story	35

VNH5019A-E List of tables

### **List of tables**

Table 1.	Suggested connections for unused and not connected pins	6
Table 2.	Pin definitions and functions	
Table 3.	Block descriptions	7
Table 4.	Absolute maximum rating	9
Table 5.	Thermal data	10
Table 6.	Power section	
Table 7.	Logic inputs (INA, INB, ENA, ENB,PWM, CS_DIS)	11
Table 8.	Switching (V <sub>CC</sub> = 13 V, R <sub>LOAD</sub> = 0.87 W, Tj = 25 °C)	12
Table 9.	Protection and diagnostic	12
Table 10.	Current sense (8 V < V <sub>CC</sub> < 21 V)	13
Table 11.	Charge pump	14
Table 12.	Truth table in normal operating conditions	14
Table 13.	Truth table in fault conditions (detected on OUTA)	16
Table 14.	Electrical transient requirements (part 1)	18
Table 15.	Electrical transient requirements (part 2)	18
Table 16.	Electrical transient requirements (part 3)	18
Table 17.	Thermal calculation in clockwise and anti-clockwise operation in steady-state mode	27
Table 18.	Thermal parameters	
Table 19.	MultiPowerSO-30 mechanical data	
Table 20.	Device summary	34
Table 21.	Document revision history	35


List of figures VNH5019A-E

# **List of figures**

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	
Figure 3.	Current and voltage conventions	9
Figure 4.	Typical application circuit for DC to 20 kHz PWM operation with reverse battery prote	ection
	(option A)	
Figure 5.	Typical application circuit for DC to 20 kHz PWM operation with reverse battery prote	ection
	(option B)	16
Figure 6.	Behavior in fault condition (how a fault can be cleared)	17
Figure 7.	Definition of the delay times measurement	19
Figure 8.	Definition of the low-side switching times	20
Figure 9.	Definition of the high-side switching times	20
Figure 10.	Definition of dynamic cross conduction current during a PWM operation	21
Figure 11.	Waveforms in full bridge operation (part 1)	22
Figure 12.	Waveforms in full bridge operation (part 2)	23
Figure 13.	Definition of delay response time of sense current	24
Figure 14.	Half-bridge configuration	24
Figure 15.	Multi-motors configuration	25
Figure 16.	MultiPowerSO-30™ PC board	26
Figure 17.	Chipset configuration	26
Figure 18.	Auto and mutual Rthj-amb vs PCB copper area in open box free air condition	26
Figure 19.	Chipset configuration	27
Figure 20.	MultiPowerSO-30 HSD thermal impedance junction ambient single pulse	28
Figure 21.	MultiPowerSO-30 LSD thermal impedance junction ambient single pulse	28
Figure 22.	Thermal fitting model of an H-bridge in MultiPowerSO-30	29
Figure 23.	MultiPowerSO-30 package dimensions	30
Figure 24.	MultiPowerSO-30 suggested pad layout	32
Figure 25.	MultiPowerSO-30 tube shipment (no suffix)	33
Figure 26.	MultiPowerSO-30 tape and reel shipment (suffix "TR")	33

### 1 Block diagram and pin description

Figure 1. Block diagram



OUT<sub>A</sub> [ OUTA N.C. N.C.  $OUT_A$ ∃ GND<sub>A</sub> V<sub>CC</sub> [ Heat Slug2  $IN_A$ GND<sub>A</sub> ENA/DIAGA [ GNDA CS\_DIS [ PWM [ N.C.  $V_{\text{CC}}$ CS [  $\Box$   $V_{CC}$ Heat Slug1  $\mathsf{EN}_\mathsf{B}/\mathsf{DIAG}_\mathsf{B}$ □ N.C. IN<sub>B</sub> [ OUTB CP [ ☐ GND<sub>B</sub> V<sub>BAT</sub>  $\mathsf{OUT}_\mathsf{B}$ ] GND<sub>B</sub> Heat Slug3  $\mathsf{GND}_\mathsf{B}$ V<sub>CC</sub> N.C. N.C. OUT<sub>B</sub> OUTB

Figure 2. Configuration diagram (top view)

Table 1. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	OUTx	INPUTx, PWM DIAGx/ENx CS_DIS
Floating Not allowed		Х	Х	Х
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 10 kΩ resistor

Table 2. Pin definitions and functions

Pin	Symbol	Function
1, 25, 30	OUT <sub>A,</sub> Heat Slug2	Source of high-side switch A / drain of low-side switch A, power connection to the motor
2,14,17, 22, 24,29	N.C.	Not connected
3, 13, 23	V <sub>CC</sub> , Heat Slug1	Drain of high-side switches and connection to the drain of the external PowerMOS used for the reverse battery protection
12	$V_{BAT}$	Battery connection and connection to the source of the external PowerMOS used for the reverse battery protection
5	EN <sub>A</sub> /DIAG <sub>A</sub>	Status of high-side and low-side switches A; open drain output. This pin must be connected to an external pull-up resistor. When externally pulled low, it disables half-bridge A. In case of fault detection (thermal shutdown of a high-side FET or excessive ON-state voltage drop across a low-side FET), this pin is pulled low by the device (see <i>Table 13: Truth table in fault conditions (detected on OUTA)</i> )

Table 2. Pin definitions and functions (continued)

Pin	Symbol	Function
6	CS_DIS	Active high CMOS compatible pin to disable the current sense pin
4	IN <sub>A</sub>	Clockwise input. CMOS compatible
7	PWM	PWM input. CMOS compatible.
8	CS	Output of current sense. This output delivers a current proportional to the motor current, if CS_DIS is low or left open. The information can be read back as an analog voltage across an external resistor.
9	EN <sub>B</sub> /DIAG <sub>B</sub>	Status of high-side and low-side switches B; Open drain output. This pin must be connected to an external pull up resistor. When externally pulled low, it disables half-bridge B. In case of fault detection (thermal shutdown of a high-side FET or excessive ON-state voltage drop across a low-side FET), this pin is pulled low by the device (see <i>Table 13: Truth table in fault conditions (detected on OUTA)</i> .
10	IN <sub>B</sub>	Counter clockwise input. CMOS compatible
11	СР	Connection to the gate of the external MOS used for the reverse battery protection
15, 16, 21	OUT <sub>B,</sub> Heat Slug3	Source of high-side switch B / drain of low-side switch B, power connection to the motor
26, 27, 28	GND <sub>A</sub>	Source of low-side switch A and power ground <sup>(1)</sup>
18, 19, 20	GND <sub>B</sub>	Source of low-side switch B and power ground <sup>(1)</sup>

<sup>1.</sup> GNDA and GNDB must be externally connected together

Table 3. Block descriptions<sup>(1)</sup>

Name	Description
Logic control	Allows the turn-on and the turn-off of the high-side and the low-side switches according to the <i>Table 12</i> .
Overvoltage + undervoltage	Shut down the device outside the range [4.5 V to 24 V] for the battery voltage.
High-side, low-side and clamp voltage	Protect the high-side and the low-side switches from the high-voltage on the battery line in all configuration for the motor.
High-side and low-side driver	Drive the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge.
Linear current limiter	Limits the motor current, by reducing the high-side switch gate-source voltage when short-circuit to ground occurs.
High-side and low-side overtemperature protection	In case of short-circuit with the increase of the junction's temperature, it shuts down the concerned driver to prevent its degradation and to protect the die.
Low-side overload detector	Detects when low-side current exceeds shutdown current and latches off the concerned low-side.

**577** 

Table 3. Block descriptions<sup>(1)</sup> (continued)

Name	Description
Charge pump	Provides the voltage necessary to drive the gate of the external PowerMOS used for the reverse polarity protection
Fault detection	Signalizes an abnormal condition of the switch (output shorted to ground or output shorted to battery) by pulling down the concerned ENx/DIAGx pin.
Power limitation	Limits the power dissipation of the high-side driver inside safe range in case of short to ground condition.

<sup>1.</sup> See Figure 1

### 2 Electrical specifications




Figure 3. Current and voltage conventions

#### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality document.

Table 4. Absolute maximum rating

Symbol	Parameter	Value	Unit
V <sub>BAT</sub>	Maximum battery voltage <sup>(1)</sup>	-16 +41	V V
V <sub>CC</sub>	Maximum bridge supply voltage	+ 41	V
I <sub>max</sub>	Maximum output current (continuous)	30	Α
I <sub>R</sub>	Reverse output current (continuous)	-30	Α
I <sub>IN</sub>	Input current (IN <sub>A</sub> and IN <sub>B</sub> pins)	+/- 10	mA
I <sub>EN</sub>	Enable input current (DIAG <sub>A</sub> /EN <sub>A</sub> and DIAG <sub>B</sub> /EN <sub>B</sub> pins)	+/- 10	mA
I <sub>pw</sub>	PWM input current	+/- 10	mA
I <sub>CP</sub>	CP output current	+/- 10	mA
I <sub>CS_DIS</sub>	CS_DIS input current	+/- 10	mA

Table 4. Absolute maximum rating (continued)

Symbol	Parameter	Value	Unit
V <sub>CS</sub>	Current sense maximum voltage	V <sub>CC</sub> - 41 +V <sub>CC</sub>	V V
V <sub>ESD</sub>	Electrostatic discharge (human body model: R = 1.5 k $\Omega$ , C = 100 pF)	2	kV
T <sub>c</sub>	Case operating temperature	-40 to 150	°C
T <sub>STG</sub>	Storage temperature	-55 to 150	°C

<sup>1.</sup> This applies with the n-channel MOSFET used for the reverse battery protection. Otherwise  $V_{BAT}$  has to be shorted to  $V_{CC}$ .

#### 2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Max. value	Unit
Ь	Thermal resistance junction-case HSD	1.7	°C/W
R <sub>thj-case</sub>	Thermal resistance junction-case LSD	3.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	See Figure 18	°C/W

### 2.3 Electrical characteristics

Values specified in this section are for 8 V < V<sub>CC</sub> < 21 V, -40 °C < T $_j$  < 150 °C, unless otherwise specified.

Table 6. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating bridge supply voltage		5.5		24	V
I <sub>S</sub> Supply current		OFF-state with all fault cleared and ENx = 0 V (standby): $IN_A = IN_B = PWM = 0; T_j = 25 ^{\circ}\text{C}; V_{CC} = 13 \text{V}$ $IN_A = IN_B = PWM = 0$ $OFF\text{-state (no standby):}$ $IN_A = IN_B = PWM = 0; ENx = 5 \text{V}$		10	15 60 6	μΑ μΑ mA
		ON-state: $IN_A$ or $IN_B = 5$ V, no PWM $IN_A$ or $IN_B = 5$ V, PWM = 20 kHz		4	8 8	mA mA
R <sub>ONHS</sub>	Static high-side resistance	$I_{OUT} = 15 \text{ A}; T_j = 25 \text{ °C}$ $I_{OUT} = 15 \text{ A}; T_j = -40 \text{ °C to } 150 \text{ °C}$		12.0	26.5	mΩ
R <sub>ONLS</sub>	Static low-side resistance	I <sub>OUT</sub> = 15 A; T <sub>j</sub> = 25 °C I <sub>OUT</sub> = 15 A; T <sub>j</sub> = -40 °C to 150 °C		6.0	11.5	mΩ
V <sub>f</sub>	High-side free-wheeling diode forward voltage	I <sub>f</sub> = 15 A, T <sub>j</sub> = 150 °C		0.6	0.8	V
I <sub>L(off)</sub>	High-side OFF-state output current (per channel)	$T_j = 25 \text{ °C}; V_{OUTX} = EN_X = 0 \text{ V}; V_{CC} = 13 \text{ V}$ $T_j = 125 \text{ °C}; V_{OUTX} = EN_X = 0 \text{ V}; V_{CC} = 13 \text{ V}$			3 5	μА

Table 7. Logic inputs (INA, INB, ENA, ENB, PWM, CS\_DIS)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Low-level input voltage	Normal operation (DIAG $_{\rm X}$ /EN $_{\rm X}$ pin acts as an input pin)			0.9	٧
V <sub>IH</sub>	High-level input voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)	2.1			V
I <sub>INL</sub>	Low-level input current	V <sub>IN</sub> = 0.9 V	1			μΑ
I <sub>INH</sub>	High-level input current	V <sub>IN</sub> = 2.1 V			10	μΑ
V <sub>IHYST</sub>	Input hysteresis voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)	0.15			٧

Table 7. Logic inputs (IN $_{\rm A}$ , IN $_{\rm B}$ , EN $_{\rm A}$ , EN $_{\rm B}$ , PWM, CS $_{\rm DIS}$ ) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V Input	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.5	6.3	7.5	V
V <sub>ICL</sub>	Input clamp voltage	I <sub>IN</sub> = -1 mA	-1.0	-0.7	-0.3	V
V <sub>DIAG</sub>	Enable low-level output voltage	Fault operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an output pin); I <sub>EN</sub> = 1 mA			0.4	V

Table 8. Switching ( $V_{CC}$  = 13 V,  $R_{LOAD}$  = 0.87  $\Omega$ ,  $T_j$  = 25 °C)

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
f	PWM frequency		0		20	kHz
t <sub>d(on)</sub>	HSD rise time	Input rise time < 1μs (see <i>Figure 9</i> )			250	μs
t <sub>d(off)</sub>	HSD fall time	Input rise time < 1μs (see <i>Figure 9</i> )			250	μs
t <sub>r</sub>	LSD rise time	(see Figure 8)		1	2	μs
t <sub>f</sub>	LSD fall time	(see Figure 8)		1	2	μs
t <sub>DEL</sub>	Delay time during change of operating mode	(see Figure 7)	200	400	1600	μs
t <sub>rr</sub>	High-side free wheeling diode reverse recovery time	(see Figure 10)		110		ns
I <sub>RM</sub>	Dynamic cross-conduction current	I <sub>OUT</sub> = 15 A (see <i>Figure 10</i> )		2		Α

Table 9. Protection and diagnostic

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V <sub>USD</sub>	V <sub>CC</sub> undervoltage shutdown			4.5	5.5	V
V <sub>USDhyst</sub>	V <sub>CC</sub> undervoltage shutdown hysteresis			0.5		٧
V <sub>OV</sub>	V <sub>CC</sub> overvoltage shutdown		24	27	30	٧
I <sub>LIM_H</sub>	High-side current limitation		30	50	70	Α
I <sub>SD_LS</sub>	Low-side shutdown current		70	115	160	Α
V <sub>CLPHS</sub> <sup>(1)</sup>	High-side clamp voltage $(V_{CC} \text{ to } OUT_A = 0 \text{ or } OUT_B = 0)$	I <sub>OUT</sub> = 15 A	43	48	54	٧
V <sub>CLPLS</sub> <sup>(1)</sup>	Low-side clamp voltage $(OUT_A = V_{CC} \text{ or } OUT_B = V_{CC} \text{ to GND})$	I <sub>OUT</sub> = 15 A	27	30	33	V
T <sub>TSD</sub> <sup>(2)</sup>	Thermal shutdown temperature	V <sub>IN</sub> = 2.1 V	150	175	200	°C

Table 9. Protection and diagnostic (continued)

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
T <sub>TSD_LS</sub>	Low-side thermal shutdown temperature	V <sub>IN</sub> = 0 V	150	175	200	°C
T <sub>TR</sub> <sup>(3)</sup>	Thermal reset temperature		135			ç
T <sub>HYST</sub> <sup>(3)</sup>	Thermal hysteresis		7	15		ç

- 1. The device is able to pass the ESD and ISO pulse requirements as specified in the *Table 15*.
- 2.  $\,\, T_{TSD}$  is the minimum threshold temperature between HS and LS  $\,$
- 3. Valid for both HSD and LSD

Table 10. Current sense (8 V < V<sub>CC</sub> < 21 V)

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
Κ <sub>0</sub>	lout/Isense	I <sub>OUT</sub> = 3 A, V <sub>SENSE</sub> = 0.5 V, T <sub>j</sub> = -40 °C to 150°C	4670	7110	10110		
dK <sub>0</sub> /K <sub>0</sub>	Analog current sense ratio drift	$I_{OUT} = 3 \text{ A; } V_{SENSE} = 0.5 \text{ V,}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	-19		19	%	
К <sub>1</sub>	lout/Isense	I <sub>OUT</sub> = 8 A, V <sub>SENSE</sub> = 1.3V, T <sub>j</sub> = -40 °C to 150°C	6060	7030	8330		
dK <sub>1</sub> /K <sub>1</sub>	Analog current sense ratio drift	I <sub>OUT</sub> = 8 A; V <sub>SENSE</sub> = 1.3V, T <sub>j</sub> = -40 °C to 150 °C	-14		14	%	
K <sub>2</sub>	lout/Isense	I <sub>OUT</sub> = 15 A, V <sub>SENSE</sub> = 2.4 V, T <sub>j</sub> = -40 °C to 150°C	6070	6990	7810		
dK <sub>2</sub> /K <sub>2</sub>	Analog current sense ratio drift	I <sub>OUT</sub> = 15 A; V <sub>SENSE</sub> = 2.4 V, T <sub>j</sub> = -40 °C to 150 °C	-12		12	%	
К <sub>3</sub>	lout/I <sub>SENSE</sub>	$I_{OUT} = 25 \text{ A, } V_{SENSE} = 4 \text{ V,}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	6000	6940	7650		
dK <sub>3</sub> /K <sub>3</sub>	Analog current sense ratio drift	$I_{OUT} = 25 \text{ A}; V_{SENSE} = 4 \text{ V},$ $T_j = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$	-12		12	%	
V <sub>SENSE</sub>	Max analog sense output voltage	$I_{OUT} = 15 \text{ A}, R_{SENSE} = 1.1 \text{ k}\Omega$	5			V	
	Analog sense leakage current	$I_{OUT} = 0 \text{ A, } V_{SENSE} = 0 \text{ V, } V_{CSD} = 5 \text{ V,}$ $V_{IN} = 0 \text{ V,}$ $T_{j} = -40 \text{ to } 150^{\circ}\text{C}$	0		5		
ISENSEO	Analog sense leakage current	$I_{OUT} = 0 \text{ A, } V_{SENSE} = 0 \text{ V, } V_{CSD} = 0 \text{ V, } V_{IN} = 5 \text{ V, } T_{j} = -40 \text{ to } 150^{\circ}\text{C}$	0		100	- μΑ	
t <sub>DSENSEH</sub>	Delay response time from falling edge of CS_DIS pin	V <sub>IN</sub> = 5 V, V <sub>SENSE</sub> < 4 V, I <sub>OUT</sub> = 8 A, I <sub>SENSE</sub> = 90% of I <sub>SENSEmax</sub> (see fig <i>Figure 13</i> )			50	μs	
t <sub>DSENSEL</sub>	Delay response time from rising edge of CS_DIS pin	V <sub>IN</sub> = 5 V, V <sub>SENSE</sub> < 4 V, I <sub>OUT</sub> = 8 A, I <sub>SENSE</sub> = 10% of I <sub>SENSEmax</sub> (see fig <i>Figure 13</i> )			20	μs	

Table 11. Charge pump

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V	Charge pump output	EN <sub>X</sub> = 5 V	V <sub>CC</sub> + 5		V <sub>CC</sub> + 10	V
V <sub>CP</sub>	voltage	EN <sub>X</sub> = 5 V, V <sub>CC</sub> = 4.5 V		10.5		V
I <sub>BAT</sub>	Charge pump standby current	EN <sub>A</sub> = EN <sub>B</sub> = 0 V		200		nA

#### 2.4 Waveforms and truth table

In normal operating conditions the  $\mathsf{DIAG}_X/\mathsf{EN}_X$  pin is considered as an input pin by the device. This pin must be externally pulled-high

PWM pin usage: in all cases, a "0" on the PWM pin turns-off both  $LS_A$  and  $LS_B$  switches. When PWM rises back to "1",  $LS_A$  or  $LS_B$  turn-on again depending on the input pin state.

Table 12. Truth table in normal operating conditions

INA	IN <sub>B</sub>	DIAG <sub>A</sub> /EN <sub>A</sub>	DIAG <sub>B</sub> /EN <sub>B</sub>	OUTA	OUTB	CS (V <sub>CSD</sub> = 0 V)	Operating mode
1	1	1	1	Н	Н	High imp.	Brake to V <sub>CC</sub>
1	0	1	1	Н	L	I <sub>SENSE</sub> = I <sub>OUT</sub> /K	Clockwise (CW)
0	1	1	1	L	Н	I <sub>SENSE</sub> = I <sub>OUT</sub> /K	Counterclockwise (CCW)
0	0	1	1	L	L	High imp.	Brake to GND

 $V_{\mathsf{BAT}}$ Reg 5V + 5V Tłlo 3.3K 3.3K DIAG<sub>B</sub>/EN<sub>B</sub> V<sub>BAT</sub> Vcc 1K СP DIAGA/ENA 1K HSA PWM μС OUTB OUTA  $IN_B$ 1K INA  $\mathsf{LS}_\mathsf{A}$ LSB CS 10K \_, C 33nF 1.5K GND<sub>A</sub> GNDB Note: The external N-channel Power MOSFET used for the reverse battery protection should have the following characteristics: - BVdss > 20 V (for a reverse battery of -16 V); - R<sub>DS(on)</sub> < 1/3 of H-bridge total R<sub>DS(on)</sub> - Standard Logic Gate Driving

Figure 4. Typical application circuit for DC to 20 kHz PWM operation with reverse battery protection (option A)

 $V_{CC}$ Reg 5V +5V СР  $V_{CC}$  $V_{BAT}$ 3.3K 3.3K DIAG<sub>B</sub>/EN<sub>B</sub> 1K DIAGA/ENA 1K **PWN** μС OUTB IN۵ 1K  $\mathsf{IN}_\mathsf{B}$ LSA 1K LSB CS 10K С 33nF 1.5K  $\overline{\mathsf{GND}}_\mathsf{A}$ **GND**<sub>B</sub> Note: The value of the blocking capacitor (C) depends on the application conditions and defines voltage and current ripple onto supply line at PWM

Figure 5. Typical application circuit for DC to 20 kHz PWM operation with reverse battery protection (option B)

operation. Stored energy of the motor inductance may flyback into the blocking capacitor, if the bridge driver goes into 3-state. This causes a hazardous overvoltage if the capacitor is not big enough. As basic orientation, 500 µF per 10 A load current is recommended.

Table 16. Hatir table in fault conditions (detected on CoTA)									
INA	IN <sub>B</sub>	DIAG <sub>A</sub> /EN <sub>A</sub>	DIAG <sub>B</sub> /EN <sub>B</sub>	OUTA	OUTB	CS (V <sub>CSD</sub> =0V)			
1	1				Н	High			
'	0		1	1 OPEN		L	impedance		
0	1	0			'	0	OPEN	Н	I <sub>OUTB</sub> /K
	0					L	High		
Х	Х		0		OPEN	impedance			
		Fault Info	ormation	Protecti	on Action				

Table 13. Truth table in fault conditions (detected on OUT<sub>A</sub>)

Note:

In normal operating conditions the  $DIAG_X/EN_X$  pin is considered as an input pin by the device. This pin must be externally pulled high.

In case of a fault condition the  $DIAG_X/EN_X$  pin is considered as an output pin by the device.

The fault conditions are:

- overtemperature on one or both high-sides (for example, if a short to ground occurs as it could be the case described in line 1 and 2 in the *Table 14*);
- Short to battery condition on the output (saturation detection on the low-side Power MOSFET).

Possible origins of fault conditions may be:

- OUT<sub>A</sub> is shorted to ground. It follows that, high-side A is in overtemperature state.
- OUT<sub>A</sub> is shorted to V<sub>CC</sub>. It follow that, low-side Power MOSFET is in saturation state.

When a fault condition is detected, the user can know which power element is in fault by monitoring the IN<sub>A</sub>, IN<sub>B</sub>, DIAG<sub>A</sub>/EN<sub>A</sub> and DIAG<sub>B</sub>/EN<sub>B</sub> pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn-on the respective output (OUT<sub>X</sub>) again, the input signal must rise from low-level to high-level.




Figure 6. Behavior in fault condition (how a fault can be cleared)

Note:

In case of the fault condition is not removed, the procedure for unlatching and sending the device in Stby mode is:

- Clear the fault in the device (toggle: INA if ENA=0 or INB if ENB=0)
- Pull low all inputs, PWM and Diag/EN pins within tDEL.

If the Diag/En pins are already low, PWM=0, the fault can be cleared simply toggling the input. The device enters in stby mode as soon as the fault is cleared.

Table 14. Electrical transient requirements (part 1)

ISO T/R	Test level						
7637/1 Test Pulse	ı	II	III	IV	Delay and impedance		
1	-25 V	-50 V	-75 V	-100 V	2 ms, 10 Ω		
2	+25 V	+50 V	+75 V	+100 V	0.2 ms, 10 Ω		
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs, 50 Ω		
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs, 50 Ω		
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω		
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω		

Table 15. Electrical transient requirements (part 2)

ISO T/R		Test levels					
7637/1 Test Pulse	ı	II	111	IV			
1	С	С	С	С			
2	С	С	С	С			
3a	С	С	С	С			
3b	С	С	С	С			
4	С	С	С	С			
5	С	Е	E	E			

Table 16. Electrical transient requirements (part 3)

Class	Contents		
С	All functions of the device are performed as designed after exposure to disturbance.		
One or more functions of the device are not performed as designed a exposure to disturbance and cannot be returned to proper operation verblacing the device.			

18/37 Doc ID 15701 Rev 8

#### 2.5 Reverse battery protection


Against reverse battery condition the charge pump feature allows to use an external N-channel MOSFET connected as shown in the typical application circuit (see *Figure 4*).

As alternative option, a N-channel MOSFET connected to GND pin can be used (see typical application circuit in figure *Figure 5*).

With this configuration we recommend to short V<sub>BAT</sub> pin to V<sub>CC</sub>.

The device sustains no more than -30 A in reverse battery conditions because of the two body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH5019A-E is pulled-down to the  $V_{CC}$  line (approximately -1.5 V). Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If  $I_{Rmax}$  is the maximum target reverse current through microcontroller I/Os, series resistor is:

$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$



PWM

t

Vouta, B

90%

t<sub>r</sub>


10%

t<sub>r</sub>

t

Figure 8. Definition of the low-side switching times









Figure 10. Definition of dynamic cross conduction current during a PWM operation

Figure 11. Waveforms in full bridge operation (part 1)



22/37 Doc ID 15701 Rev 8





Figure 12. Waveforms in full bridge operation (part 2)

**INPUT** CS\_DIS LOAD CURRENT **CURRENT SENSE** <sup>t</sup>DSENSEH <sup>t</sup>DSENSEL

Figure 13. Definition of delay response time of sense current

The VNH5019A-E can be used as a high power half-bridge driver achieving an on- resistance per leg of 9.5 m $\Omega$ . The figure below shows the suggested configuration:

Figure 14. Half-bridge configuration



The VNH5019A-E can easily be designed in multi-motors driving applications such as seat positioning systems where only one motor must be driven at a time. DIAG<sub>X</sub>/EN<sub>X</sub> pins allow to put unused half-bridges in high-impedance. The figure below shows the suggested configuration:

IN<sub>A</sub>
IN<sub>B</sub>
DIAG<sub>A</sub>/EN<sub>A</sub>
DIAG<sub>B</sub>/EN<sub>B</sub>
PWM
CS\_DIS IN<sub>A</sub> IN<sub>B</sub> DIAG<sub>A</sub>/EN<sub>A</sub> DIAG<sub>B</sub>/EN<sub>B</sub> PWM CS\_DIS  $V_{CC}$ СР CP  $V_{CC}$  $V_{\mathsf{BAT}}$  $V_{BAT}$  $M_2$  $\mathsf{OUT}_\mathsf{A}$  $\mathsf{OUT}_\mathsf{B}$  $\mathsf{OUT}_\mathsf{B}$  $\mathsf{OUT}_\mathsf{A}$ GND<sub>A</sub>  $\mathsf{GND}_\mathsf{B}$  $\mathsf{GND}_\mathsf{A}$  $\mathsf{GND}_\mathsf{B}$  $M_1$  $M_3$ 

Figure 15. Multi-motors configuration

### 3 Package and PCB thermal data

#### 3.1 MultiPowerSO-30 thermal data

Figure 16. MultiPowerSO-30™ PC board




Figure 17. Chipset configuration





Figure 18. Auto and mutual R<sub>thj-amb</sub> vs PCB copper area in open box free air condition



26/37 Doc ID 15701 Rev 8

# 3.1.1 Thermal calculation in clockwise and anti-clockwise operation in steady-state mode

Table 17. Thermal calculation in clockwise and anti-clockwise operation in steady-state mode

Chip 1	Chip 2	Chip 3	Tjchip1	Tjchip2	Tjchip3
ON	OFF	ON	P <sub>dchip1</sub> • R <sub>thA</sub> + P <sub>dchip3</sub> • R <sub>thAC</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip3</sub> • R <sub>thBC</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAC</sub> + P <sub>dchip3</sub> • R <sub>thC</sub> + T <sub>amb</sub>
ON	ON	OFF	P <sub>dchip1</sub> • R <sub>thA</sub> + P <sub>dchip2</sub> • R <sub>thAB</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip2</sub> • R <sub>thB</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAC</sub> + P <sub>dchip2</sub> • R <sub>thBC</sub> + T <sub>amb</sub>
ON	OFF	OFF	P <sub>dchip1</sub> • R <sub>thA</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAB</sub> + T <sub>amb</sub>	P <sub>dchip1</sub> • R <sub>thAC</sub> + T <sub>amb</sub>
ON	ON	ON	P <sub>dchip1</sub> • R <sub>thA</sub> + (P <sub>dchip2</sub> + P <sub>dchip3</sub> ) • R <sub>thAB</sub> + T <sub>amb</sub>	$\begin{aligned} & \text{Pdchip2} \bullet \text{R}_{\text{thB}} + \text{P}_{\text{dchip1}} \bullet \\ & \text{R}_{\text{thAB}} + \text{P}_{\text{dchip3}} \bullet \text{R}_{\text{thBC}} + \text{T}_{\text{amb}} \end{aligned}$	P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip2</sub> • R <sub>thBC</sub> + P <sub>dchip3</sub> • R <sub>thC</sub> + T <sub>amb</sub>


#### 3.1.2 Thermal calculation in transient mode

$$T_{hs} = P_{dhs} \bullet Z_{hs} + Z_{hsls} \bullet (Pd_{lsA} + Pd_{lsB}) + T_{amb}$$

$$T_{lsA} = Pd_{lsA} \bullet Z_{ls} + Pd_{hs} \bullet Z_{hsls} + Pd_{lsB} \bullet Z_{hsls} + T_{amb}$$

$$T_{lsB} = Pd_{lsB} \bullet Z_{ls} + Pd_{hs} \bullet Z_{hsls} + Pd_{lsA} \bullet Z_{hsls} + T_{amb}$$

Figure 19. Chipset configuration



#### **Equation 1: pulse calculation formula**

$$\begin{aligned} \textbf{Z}_{\textbf{TH}\delta} &= \textbf{R}_{TH} \cdot \delta + \textbf{Z}_{THtp} (1 - \delta) \\ &\text{where } \delta = \textbf{t}_p / \textbf{T} \end{aligned}$$





Figure 20. MultiPowerSO-30 HSD thermal impedance junction ambient single pulse





28/37 Doc ID 15701 Rev 8




Figure 22. Thermal fitting model of an H-bridge in MultiPowerSO-30

Table 18. Thermal parameters<sup>(1)</sup>

Area/island (cm <sup>2</sup> )	Footprint	4	8	16
R1 = R7 (°C/W)	0.1			
R2 = R8 (°C/W)	0.3			
R3 = R10 = R16 (°C/W)	0.5			
R4 (°C/W)	6			
R5 (°C/W)	30	24	24	24
R6 (°C/W)	56	52	42	32
R9 = R15 (°C/W)	0.05			
R11 = R17 (°C/W)	0.7			
R12 = R18 (°C/W)	10			
R13 = R19 (°C/W)	36	26	26	26
R14 = R20 (°C/W)	56	42	36	28
R21 = R22 (°C/W)	35	25	25	25
R23 (°C/W)	160	150	150	150
C1 = C7 = C9 = C15 (W.s/°C)	0.005			
C2 = C8 (W.s/°C)	0.01			
C3 (W.s/°C)	0.03			
C4 (W.s/°C)	0.4			
C5 (W.s/°C)	1.5	2	2	2
C6 (W.s/°C)	3	4	5	6
C10 = C16 (W.s/°C)	0.015			
C11 = C17 (W.s/°C)	0.05			
C12 = C18 (W.s/°C)	0.3			
C13 = C19 (W.s/°C)	1.2	2	2	2
C14 = C20 (W.s/°C)	2.5	3	4	5
C21 = C22 = C23 (W.s/°C)	0.01	0.008	0.008	0.008

<sup>1.</sup> The blank space means that the value is the same as the previous one.

**577** 

### 4 Package and packing information

### 4.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

#### 4.2 MultiPowerSO-30 mechanical data

Figure 23. MultiPowerSO-30 package dimensions





Table 19. MultiPowerSO-30 mechanical data

Obl	Data book mm			
Symbol	Min.	Тур.	Max.	
Α			2.35	
A2	1.85		2.25	
A3	0		0.1	
В	0.42		0.58	
С	0.23		0.32	
D	17.1	17.2	17.3	
E	18.85		19.15	
E1	15.9	16	16.1	
е		1		
F1	5.55		6.05	
F2	4.6		5.1	
F3	9.6		10.1	
L	0.8		1.15	
N			10°	
S	0°		7°	

### 4.3 MultiPowerSO-30 suggested land pattern





#### 4.4 MultiPowerSO-30 packing information

The devices can be packed in tube or tape and reel shipments (see *Table 20: Device summary* for packaging quantities).

Figure 25. MultiPowerSO-30 tube shipment (no suffix)





Figure 26. MultiPowerSO-30 tape and reel shipment (suffix "TR")



Order codes VNH5019A-E

### 5 Order codes

Table 20. Device summary

Package	Order	codes
rackaye	Tube	Tape and reel
MultiPowerSO-30	VNH5019A-E	VNH5019TR-E

VNH5019A-E Revision history

## 6 Revision history

Table 21. Document revision history

Date	Revision	Changes
22-Jan-2008	1	Initial release.
04-Nov-2009	2	Uploaded corporate template by using V3 version Added <i>Table 5: Thermal data Section 2.1: Absolute maximum ratings</i> – Added text <i>Table 6: Power section</i> – $I_S$ : added max value for $IN_A = IN_B = PWM = 0$ ; $T_j = 25$ °C; $V_{CC} = 13V$ in Test conditions, deleted $IN_A = IN_B = PWM = 0$ – $V_f$ : changed Test conditions, changed typ/max value – $I_{RM}$ : deleted and copied in <i>Table 8: Switching (V_{CC} = 13 V, R_{LOAD} = 0.87 W, T_j = 25 °C)</i> whole row <i>Table 8: Switching (V_{CC} = 13 V, R_{LOAD} = 0.87 W, T_j = 25 °C)</i> – $t_{DEL}$ : changed min/typ/max value – Copied $I_{RM}$ row by <i>Table 6: Power section</i> Updated <i>Table 10: Current sense (8 V &lt; V_{CC} &lt; 21 V) Table 11: Charge pump</i> – $V_{CP}$ : changed min/max value for $EN_X = 5$ V, changed typ value for $EN_X = 5$ V, $V_{CC} = 4.5$ V Updated <i>Figure 11: Waveforms in full bridge operation (part 1)</i> Updated <i>Figure 12: Waveforms in full bridge operation (part 2)</i> Added <i>Chapter 4</i>
16-Dec-2009	3	Updated following tables:  - Table 6: Power section  - Table 9: Protection and diagnostic  - Table 10: Current sense (8 V < V <sub>CC</sub> < 21 V)  Added Figure 6: Behavior in fault condition (how a fault can be cleared)  Added Chapter 3: Package and PCB thermal data
06-Apr-2010	4	Updated <i>Table 5: Thermal data</i> . <i>Table 6: Power section:</i> — I <sub>S</sub> : updated test condition and max value  Updated table notes on <i>Table 9: Protection and diagnostic</i> . <i>Table 10: Current sense (8 V &lt; V<sub>CC</sub> &lt; 21 V)</i> :  — dK <sub>0</sub> /k <sub>0</sub> , dK <sub>1</sub> /k <sub>1</sub> , dK <sub>3</sub> /k <sub>3</sub> : updated minimum end maximum values.
19-Apr-2010	5	Updated Table 10: Current sense (8 V < V <sub>CC</sub> < 21 V).
25-May-2010	6	Updated Features list. Updated Table 6: Power section.

Revision history VNH5019A-E

Table 21. Document revision history (continued)

Date	Revision	Changes
02-Sep-2010	7	Updated Table 5: Thermal data.
22-Dec-2011	8	Updated Figure 1: Block diagram Added Table 1: Suggested connections for unused and not connected pins Updated Table 3: Block descriptions Table 8: Switching (V <sub>CC</sub> = 13 V, R <sub>LOAD</sub> = 0.87 W, Tj = 25 °C):  - T <sub>TSD</sub> , T <sub>TR</sub> , T <sub>HYST</sub> : added note  - T <sub>TSD_LS</sub> : added row Updated Table 13: Truth table in fault conditions (detected on OUTA) Updated Figure 11: Waveforms in full bridge operation (part 1) and Figure 12: Waveforms in full bridge operation (part 2)

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

