

Connectors: Refinement and test case generation using Z3

Sihan Wu¹ and Xueyi Tan²

¹ Yuanpei College, Peking University, No.5 Yiheyuan Road, Haidian District, Beijing 100871, China,

2300017743@stu.pku.edu.cn,

² School of Mathematical Sciences, Peking University, No.5 Yiheyuan Road, Haidian District, Beijing 100871, China,
2300010816@stu.pku.edu.cn

Abstract. test. test.

Keywords: test, test, test

1 Introduction

2 Preliminaries

2.1 The coordination language Reo

Reo is a channel-based exogenous coordination language where complex coordinators, called connectors, are compositionally built out of simpler ones [2]. Exogenous coordination imposes a purely local interpretation on each inter-component communication, engaged in as a pure I/O operation on each side, that allows components to communicate anonymously, through the exchange of untargeted passive data.

Complex connectors in Reo are organized in a network of primitive connectors with well-defined behavior, called *channels*, such as synchronous channels, FIFO channels, etc. A connector provides the protocol that controls and organizes the communication, synchronization and cooperation among the components/services that they interconnect. Each channel has two *channel ends*: *source* ends and *sink* ends. A source channel end accepts data into the channel, and a sink channel end dispenses data out of the channel. It is possible for the ends of a channel to be both sinks or both sources. Reo places no restriction on the behavior of a channel and thus allows an open-ended set of different channel types to be used simultaneously together. Each channel end can be connected to at most one component instance at any given time. Some simple channel types in Reo are shown in section Modeling Connectors.

Complex connectors are constructed by composing simpler ones via the *join* and *hiding* operations. Channels are joined together at nodes. A node consists of a set of channel ends. The set of channel ends coincident on a node *A* is disjointly

partitioned into the sets $\text{Src}(A)$ and $\text{Snk}(A)$, denoting the sets of source and sink channel ends that coincide on A , respectively. Nodes are categorized into *source*, *sink* and *mixed nodes*, depending on whether all channel ends that coincide on a node are source ends, sink ends or a combination of the two. The hiding operation is used to hide the internal topology of a component connector. The hidden nodes can no longer be accessed or observed from outside. A complex connector has a graphical representation, called a *Reo circuit*, which is a finite graph where the nodes are labeled with pair-wise disjoint, non-empty sets of channel ends, and the edges represent their connecting channels. The behavior of a Reo circuit is formalized by means of the data-flow at its sink and source nodes. Intuitively, the source nodes of a circuit are analogous to the input ports, and the sink nodes to the output ports of a component, while mixed nodes capture its hidden internal details.

A component can write data items to a source node that it is connected to. The write operation succeeds only if all (source) channel ends coincident on the node accept the data item, in which case the data item is transparently written to every source end coincident on the node. A source node, thus, acts as a replicator. A component can obtain data items, by an input operation, from a sink node that it is connected to. A take operation succeeds only if at least one of the (sink) channel ends coincident on the node offers a suitable data item; if more than one coincident channel end offers suitable data items, one is selected non-deterministically. A sink node, thus, acts as a non-deterministic merger. A mixed node nondeterministically selects and takes a suitable data item offered by one of its coincident sink channel ends and replicates it into all of its coincident source channel ends. Note that a component cannot connect to, take from, or write to mixed nodes.

2.2 The UTP observational model

Specification and unification phases can be observed in every scientific discipline. During specification scientists focus on some narrowly defined phenomenon and aim to discover the laws governing that phenomenon, which, typically, are special cases of a more general theory. Unification aims at unifying theory that clearly and convincingly explains a broader range of phenomena. A proposed unification of theories often receives spectacular confirmation and reward complementary to the prediction of new discoveries or by the development of new technologies. However, a unifying theory is usually complementary to the theories that it links, and does not seek to replace them. In [4] Hoare and He aim at unification in computer science. They saw the need for a comprehensive theory of programming that

- includes a convincing approach to the study of a range of languages in which computer programs may be expressed,
- must introduce basic concepts and properties that are common to the whole range of programming methods and languages,
- must deal separately with the additions and variations that are particular to specific groups of related languages,

- should aim to treat each aspect and feature in the simplest possible fashion and in isolation from all the other features with which it may be combined or confused.

Our theory of Reo connectors originated out of these motivations for unification. In this section we introduce the theory of UTP designs and the observational model for connectors briefly. More details about UTP can be found in [4].

A theory of designs UTP adopts the relational calculus as the foundation to unify various programming theories. All kinds of specifications, designs and programs are interpreted as relations between an initial observation and a subsequent (intermediate, stable or final) observation of the behavior of their execution. Program correctness and refinement can be represented by inclusion of relations, and all laws of the relational calculus are valid for reasoning about correctness.

Collections of relations form a theory of the paradigm being studied, and it contains three essential parts: an alphabet, a signature, and healthiness conditions.

During observations it is usual to wait for some initial transient behavior to stabilize before making any further observation. In order to express this, we introduce two variables *ok*, *ok'*: **Boolean**. The variable *ok* stands for a successful initialization and the start of a communication. When *ok* is **false**, the communication has not started, so no observation can be made. The variable *ok'* denotes the observation that the communication has either terminated or reached an intermediate stable state. The communication is divergent when *ok'* is **false**.

In our semantic model, the observational semantics for a Reo connector is described by a design, i.e., a relation expressed as $P \vdash Q$, where P is the predicate specifying the relationship among the observations on the source nodes of the connector, and Q is the predicate specifying the condition that should be satisfied by the observations on the sink nodes of the connector. Such a design $P \vdash Q$ is defined as follows:

Definition 1. *A design is a pair of predicates $P \vdash Q$, where neither predicate contains *ok* or *ok'*, and P has only unprimed variables. It has the following meaning:*

$$P \vdash Q =_{df} (ok \wedge P \Rightarrow ok' \wedge Q)$$

A design predicate represents a pre/post-condition specification. The separation of precondition from post-condition allows us to write a specification that has a more general precondition than simply the domain of the relation used as a specification. Implementing a design, we are allowed to assume that the precondition holds, but we have to satisfy the post-condition. Moreover, we can rely on the system having been started, but we must ensure that it terminates. If the precondition does not hold, or the system does not start, we are not committed to establish the post-condition nor even to make the system terminate. Any

non-trivial system requires a facility to select between alternatives according to the truth or falsehood of some guard condition b . The restriction that b contains no primed variables ensures that it can be checked before starting either of the actions. The conditional expression $P \triangleleft b \triangleright Q$ describes a system that behaves like P if the initial value of b is **true**, or like Q otherwise. It can be defined as follows:

Definition 2. *The conditional expression is defined as follows:*

$$P \triangleleft b \triangleright Q =_{df} (\mathbf{true} \vdash (b \wedge P \vee \neg b \wedge Q))$$

The sequential composition $P; Q$ denotes a system that first executes P , and when P terminates executes Q . This system is defined via existential quantification to hide its intermediate observation, and to remove the variables that record this observation from the list of free variables of the predicate. To accomplish this hiding, we introduce a fresh set of variables v_0 to denote the intermediate observation. These fresh variables replace the input variables v of Q and the output variables v' of P , thus the output alphabet of P ($out_\alpha P$) and the input alphabet of Q ($in_\alpha Q$) must be the same.

Definition 3. *Let $out_\alpha P = \{v'\}$, $in_\alpha Q = \{v\}$, then*

$$P(in : u; out : v'); Q(in : v; out : w) =_{df} \exists v_0. P(in : u; out : v_0) \wedge Q(in : v; out : w)$$

If the conditional and sequential operators are applied to designs, the result is also a design. This follows from the laws below.

$$\begin{aligned} (P_1 \vdash Q_1) \triangleleft b \triangleright (P_2 \vdash Q_2) &= ((P_1 \triangleleft b \triangleright P_2) \vdash (Q_1 \triangleleft b \triangleright Q_2)) \\ (P_1 \vdash Q_1); (P_2 \vdash Q_2) &= (P_1 \wedge \neg(Q_1; \neg P_2) \vdash (Q_1; Q_2)) \end{aligned}$$

A reassuring result about a design is the notion of refinement, which is defined via implication. In UTP, we have the well-known property that under refinement, preconditions are weakened and post-conditions are strengthened. This is established by the following definition:

Definition 4. $[(P_1 \vdash Q_1) \sqsubseteq (P_2 \vdash Q_2)]$ iff $[P_1 \Rightarrow P_2] \wedge [P_1 \wedge Q_2 \Rightarrow Q_1]$

The theory of designs forms a complete lattice, with miracle \top_D as the top element, and abort \perp_D as the bottom element.

$$\top_D =_{df} (\mathbf{true} \vdash \mathbf{false}) \text{ and } \perp_D =_{df} (\mathbf{false} \vdash \mathbf{true})$$

The meet and join operations in the lattice of designs are defined as follows, which represent internal (non-deterministic, demonic) and external (angelic) choices.

$$\begin{aligned} (P_1 \vdash Q_1) \sqcap (P_2 \vdash Q_2) &= (P_1 \wedge P_2 \vdash Q_1 \vee Q_2) \\ (P_1 \vdash Q_1) \sqcup (P_2 \vdash Q_2) &= (P_1 \vee P_2 \vdash ((P_1 \Rightarrow Q_1) \wedge (P_2 \Rightarrow Q_2))) \end{aligned}$$

Finally, iteration is expressed by means of recursive definitions. A recursively defined design has as its body a function on designs; as such, it can be seen as a (monotonic) function on pre/post-condition pairs (X, Y) , and iteration is defined as the least fixed point of the monotonic function.

The theory of designs can be taken as a tool for representing specifications, programs, and, as in the following sections, connectors.

Observational model for connectors Connectors describe the coordination among components/services. We use in_R and out_R to denote what happens on the source nodes and the sink nodes of a connector \mathbf{R} , respectively, instead of using unprimed variables for initial observations (inputs) and primed variables for subsequent ones (outputs) as in [4]. Thus, the alphabet, i.e., the set of all observationcapturing variables, used in this paper is different from that for a design in [4]. The signature gives the rules for the syntax for denoting the elements of the theory. Note that in modeling of connectors not every possible predicate is useful. It is necessary to restrict ourselves to predicates that satisfy certain healthiness conditions which embody aspects of the model being studied: e.g., a predicate describing a connector that produces output without being started should be excluded from the theory ($\neg ok \wedge out_{\mathbf{R}} = \langle d, 1 \rangle$). In addition, the results of the theory must match the expected observations in reality, e.g., merging the sink node of a connector that fails to terminate with the source node of any other connector must always lead to non-termination of the whole composed connector (this is the technical motivation for introducing ok , ok'). The subset of predicates that meet our requirements are called designs.

For an arbitrary connector \mathbf{R} , the relevant observations come in pairs, with one observation on the source nodes of \mathbf{R} , and one observation on the sink nodes of \mathbf{R} . For every node N , the corresponding observation on N is given by a (finite or infinite) timed data sequence, which is defined as follows:

Let D be an arbitrary set, the elements of which are called data elements. The set DS of data sequences is defined as

$$DS = D^*$$

i.e., the set of all sequences $a = (a(0), a(1), a(2), \dots)$ over D . Let \mathbb{R}_+^* be the set of non-negative real numbers, which in the present context can be used to represent time moments.³ For a sequence s , we use $|s|$ to denote the length of s , and if s is an infinite sequence, then $|s| = \infty$. Let \mathbb{R}_+^* be the set of sequences $a = (a(0), a(1), a(2), \dots)$ over \mathbb{R}_+ , and for all $a = (a(0), a(1), a(2), \dots)$ and $b = (b(0), b(1), b(2), \dots)$ in \mathbb{R}_+^* , if $|a| = |b|$, then

$$\begin{aligned} a < b &\quad \text{iff} \quad \forall 0 \leq n < |a|. a(n) < b(n) \\ a \leq b &\quad \text{iff} \quad \forall 0 \leq n < |a|. a(n) \leq b(n) \end{aligned}$$

For a sequence $a = (a(0), a(1), a(2), \dots) \in \mathbb{R}_+^*$, and $t \in \mathbb{R}_+$, $a[+t]$ is a sequence defined as follows:

$$a[+t] = (a(0) + t, a(1) + t, a(2) + t, \dots)$$

³ Here we use the continuous time model for connectors since it is expressive and closer to the nature of time in the real world. For example, for a FIFO1 channel, if we have a sequence of two inputs, the time moment for the output should be between the two inputs (The semantics we use for FIFO1 in this paper disallows output and input to happen at the same time moment.). If we use a discrete time model like \mathbb{N} , and have the first input at time point 1, then the second input can only happen at a time point greater than 2, i.e., at least 3. But in general, this is not explicit for the input providers.

Furthermore, the element $a(n)$ in a sequence $a = (a(0), a(1), a(2), \dots)$ can also be expressed in terms of derivatives $a(n) = a^{(n)}(0)$, where $a^{(n)}$ is defined by

$$a^{(0)} = a, a^{(1)} = (a(1), a(2), \dots), a^{(k+1)} = (a^{(k)})^{(1)}$$

The set TS of time sequences is defined as

$$\begin{aligned} TS = \{a \in \mathbb{R}_+^* & | (\forall 0 \leq n < |a| . a(n) < a(n+1)) \\ & \wedge (|a| = \infty \Rightarrow \forall t \in \mathbb{R}_+^* . \exists k \in \mathbb{N} . a(k) > t)\} \end{aligned}$$

Thus, a time sequence $a \in TS$ consists of increasing and diverging time moments $a(0) < a(1) < a(2) < \dots$

For a sequence a , the two operators a^R and \vec{a} denote the reverse and the tail of a , respectively, defined as:

$$\begin{aligned} a^R &= \begin{cases} () & \text{if } a = () \\ (a')^{R\wedge}(a(0)) & \text{if } a = (a(0))^\wedge a' \end{cases} \\ \vec{a} &= \begin{cases} () & \text{if } a = () \\ a' & \text{if } a = (a(0))^\wedge a' \end{cases} \end{aligned}$$

where \wedge is the concatenation operator on sequences. The concatenation of two sequences produces a new sequence that starts with the first sequence followed by the second sequence.

The set TDS of timed data sequences is defined as $TDS \subseteq DS \times TS$ of pairs $\langle \alpha, a \rangle$ consisting of a data sequence α and a time sequence a with $|\alpha| = |a|$. Similar to the discussion in [3], timed data sequences can be alternatively and equivalently defined as (a subset of) $(D \times \mathbb{R}_+)^*$ because of the existence of the isomorphism

$$\langle \alpha, a \rangle \mapsto (\langle \alpha(0), a(0) \rangle, \langle \alpha(1), a(1) \rangle, \langle \alpha(2), a(2) \rangle, \dots)$$

The occurrence (i.e., taking or writing) of a data item at some node of a connector is modeled by an element in the timed data sequence for that node, i.e., a pair of a data element and a time moment.

2.3 Z3

Z3 [7] is an efficient SMT (Satisfiability Modulo Theories) solver freely available from Microsoft. It has been used in various software verification and analysis applications. Z3 expands to deciding the satisfiability (or dully the validity) of first order formulas with respect to combinations of theories such as: arithmetic, bit-vectors, arrays, and uninterpreted functions. Given the data and time constraints of connectors, it allows us to verify the satisfiability of properties or refinement relations. Z3 provides bindings for several programming languages. In this paper, we use *Z3 python-bindings* to construct the models and carry out refinement checking.

3 Modeling Connectors

Since we aim at specifying both finite and infinite behavior of connectors, we use relations on timed data sequences to model connectors. In the following, we assume that all timed data sequences are finite. However, the semantic definition can be easily generalized to infinite sequences, which are timed data streams as proposed in [3]. We use \mathcal{D} for a predicate of well-defined timed data sequence types. In other words, we define the behavior only for valid sequences expressed via a predicate \mathcal{D} . Then, every connector \mathbf{R} can be represented by the design $P(\text{in}_{\mathbf{R}}) \vdash Q(\text{in}_{\mathbf{R}}, \text{out}_{\mathbf{R}})$ as follows:

```
con :  $\mathbf{R}(\text{in} : \text{in}_{\mathbf{R}}; \text{out} : \text{out}_{\mathbf{R}})$ 
pre :  $P(\text{in}_{\mathbf{R}})$ 
post :  $Q(\text{in}_{\mathbf{R}}, \text{out}_{\mathbf{R}})$ 
```

where \mathbf{R} is the name of the connector, $P(\text{in}_{\mathbf{R}})$ is the precondition that should be satisfied by inputs $\text{in}_{\mathbf{R}}$ on the source nodes of \mathbf{R} , and $Q(\text{in}_{\mathbf{R}}, \text{out}_{\mathbf{R}})$ is the post-condition that should be satisfied by outputs $\text{out}_{\mathbf{R}}$ on the sink nodes of \mathbf{R} .⁴ Let \mathcal{N}_{in} and \mathcal{N}_{out} be the set of source and sink node names of \mathbf{R} , respectively, then $\text{in}_{\mathbf{R}}$ and $\text{out}_{\mathbf{R}}$ are defined as the following mappings from the corresponding sets to TDS :

$$\begin{aligned}\text{in}_{\mathbf{R}} : \mathcal{N}_{in} &\rightarrow TDS \\ \text{out}_{\mathbf{R}} : \mathcal{N}_{out} &\rightarrow TDS\end{aligned}$$

3.1 Basic connectors

We first develop the design model for a set of basic Reo connectors, i.e., channels.

Sync: The synchronous channel $A \longrightarrow B$ transfers the data without delay in time. So it behaves just as the identity function. The pair of I/O operations on its two ends can succeed only simultaneously, and the input is not taken until the output can be delivered, which is captured by the variable ok .

```
con :  $\mathbf{Sync}(\text{in} : (A \mapsto \langle \alpha, a \rangle); \text{out} : (B \mapsto \langle \beta, b \rangle))$ 
pre :  $\mathcal{D}(\alpha, a)$ 
post :  $\mathcal{D}(\beta, b) \wedge \beta = \alpha \wedge b = a$ 
```

FIFO1: The simplest form of an asynchronous channel is a FIFO channel with one buffer cell, which is denoted as **FOFI1**. The FIFO1 channel whose buffer is not full accepts input without immediately outputting it. The accepted data item

⁴ Note that ok and ok' do not show up in this (and the following) formulation. In fact, such a formulation for a connector gives its specification as a design **pre**–**post**. According to Definition 1, it means $ok \wedge \text{pre} \Rightarrow ok' \wedge \text{post}$.

is kept in the internal FIFO buffer of the channel. The next input can happen only after an output occurs. Note that here we use $(\vec{b}^R)^R < \vec{d}$ to represent the relationship between the time moments for outputs and their corresponding next inputs. This notation can be simplified to $b < \vec{d}$ if we consider infinite sequences of inputs and outputs.⁵

```
con : FIFO1(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre :  $\mathcal{D}\langle \alpha, a \rangle$ 
post :  $\mathcal{D}\langle \beta, b \rangle \wedge \beta = \alpha \wedge a < b \wedge (\vec{b}^R)^R < \vec{d}$ 
```

FIFO1e: On the other hand, for the FIFO1 channel $A - \boxed{e} \rightarrow B$ where the buffer contains the data element e, the communication can be initiated only if the data element e can be taken via the sink end. In this case, we have

```
con : FIFO1(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre :  $\mathcal{D}\langle \alpha, a \rangle$ 
post :  $\mathcal{D}\langle \beta, b \rangle \wedge \beta = (e)^\cap \alpha \wedge a < \vec{b} \wedge (\vec{b}^R)^R < a$ 
```

SyncDrain: An exotic channel in Reo is the synchronous drain channel $A \rightarrow \leftarrow B$ that has two source ends. Because a drain has no sink end, no data value can ever be obtained from this channel. Thus, all data items written to this channel are lost. A synchronous drain accepts a data item through one of its ends iff a data item is also available for it to simultaneously accept through another end, the predicate **true** in the post-condition means the communication terminates.

```
con : SyncDrain(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre :  $\mathcal{D}\langle \alpha, a \rangle \wedge \mathcal{D}\langle \beta, b \rangle \wedge a = b$ 
post : true
```

LossySync: The lossy synchronous channel $A - \rightarrow B$ is similar to a synchronous channel, except that it always accepts all data items through its source end. If it

⁵ Note that $(\vec{b}^R)^R < \vec{d}$ denotes the sequence obtained by removing the nth element from a sequence b with length n . This operation is defined only for finite sequences. We allow both finite and infinite sequences in our definition since theoretically, infinite sequence is possible, but in implementation (especially for test cases) we can only use finite sequences. For other channels, the representation for infinite or finite sequences in the **pre** and **post** conditions are not different. But for FIFO channels, the format being used in the definition is for finite sequence because we also use it in the implementation. The definition for infinite case is similar, the only difference is because we cannot make reverse of an infinite sequence. This is not a big problem, the reader can easily find out which case is discussed and which format can be used according to the context.

is possible for it to simultaneously dispense the data item through its sink end, the channel transfers the data item. Otherwise the data item is lost.

```
con : LossySync(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre :  $\mathcal{D}\langle \alpha, a \rangle$ 
post :  $\mathcal{D}\langle \beta, b \rangle \wedge L(\langle \alpha, a \rangle, \langle \beta, b \rangle)$ 
```

where

$$\begin{aligned} L(\langle \alpha, a \rangle, \langle \beta, b \rangle) \equiv & (\beta = () \wedge b = ()) \\ \vee & \left(a(0) \leq b(0) \wedge \begin{cases} \alpha(0) = \beta(0) \wedge L(\langle \vec{\alpha}, \vec{a} \rangle, \langle \vec{\beta}, \vec{b} \rangle) & \text{if } a(0) = b(0) \\ L(\langle \vec{\alpha}, \vec{a} \rangle, \langle \beta, b \rangle) & \text{if } a(0) < b(0) \end{cases} \right) \end{aligned}$$

Filter: The filter channel $A - \{p\} \rightarrow B$ specifies a filter pattern p which is a set of data values. It transfers only those data items that match with the pattern p and loses the rest. A write operation on the source end succeeds only if either the data item to be written does not match with the pattern p or the data item matches the pattern p and it can be taken synchronously via the sink end of the channel.

```
con : Filterp(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre :  $\mathcal{D}\langle \alpha, a \rangle$ 
post :  $\mathcal{D}\langle \beta, b \rangle \wedge F(\langle \alpha, a \rangle, \langle \beta, b \rangle)$ 
```

where $F(\langle \alpha, a \rangle, \langle \beta, b \rangle) \equiv$

$$\begin{cases} \beta = () \wedge b = () & \text{if } \alpha = () \wedge a = () \\ \beta(0) = \alpha(0) \wedge b(0) = a(0) \wedge F(\langle \vec{\alpha}, \vec{a} \rangle, \langle \vec{\beta}, \vec{b} \rangle) & \text{if } \alpha(0) \in p \\ F(\langle \vec{\alpha}, \vec{a} \rangle, \langle \beta, b \rangle) & \text{if } a(0) \notin p \end{cases}$$

p-Producer: The p-Producer channel $A \xrightarrow{p} B$ specifies a producer pattern p which is a set of data values. Once it accepts a data item from the source end, it produces a data item in the set p which is taken synchronously via the sink end.

```
con : Producerp(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre :  $\mathcal{D}\langle \alpha, a \rangle$ 
post :  $\mathcal{D}\langle \beta, b \rangle \wedge \beta \in p^* \wedge b = a$ 
```

AsynSpout: The asynchronous spout channel $A \leftarrow \parallel B$ outputs two sequences of data items at its two output (sink) ends, but the data items on the two ends are never delivered at the same time.

```
con : AsynSpout(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre : true
post :  $\mathcal{D}\langle \alpha, a \rangle \wedge \mathcal{D}\langle \beta, b \rangle \wedge |a| = |b| \wedge a \bowtie b$ 
```

where $\bowtie \subseteq TS \times TS$ is defined as

$$a \bowtie b \equiv a = () \vee b = () \vee \left(a(0) \neq b(0) \vee \begin{cases} \vec{a} \bowtie b & \text{if } a(0) < b(0) \\ a \bowtie \vec{b} & \text{if } b(0) < a(0) \end{cases} \right)$$

The **asynchronous drain** channel $A \rightarrow\leftarrow B$ inputs two sequences of data items at its two input (source) ends, but the data items on the two ends are never delivered at the same time. Moreover, the **synchronous spout** channel $A \leftarrow\rightarrow B$ has two sink ends, and outputs data sequence simultaneously, i.e., the two ends must deliver data items at the same time. Similar to the definition for synchronous drain and asynchronous spout, we can easily derive the design models for asynchronous drain and synchronous spout channels as well, which we skip here.

3.2 Timer connectors

We now describe the design models of a few timer channels in Reo that can serve to measure the time between two events and produce timeout signals.

t-Timer: The source end of a t -timer channal $A - \stackrel{t}{\circ} \rightarrow B$ accepts any input value d and returns on its sink end B a timeout signal after a delay of t time units.

$$\begin{aligned} \mathbf{con} : \mathbf{Timert}(in : (A \mapsto \langle \alpha, a \rangle); out : (B \mapsto \langle \beta, b \rangle)) \\ \mathbf{pre} : \mathcal{D}\langle \alpha, a \rangle \wedge a[+t] \leq \vec{a} \\ \mathbf{post} : \mathcal{D}\langle \beta, b \rangle \wedge \beta \in \{\text{timeout}\}^* \wedge b = a[+t] \end{aligned}$$

Off-Timer The t -timer with the off -option $A - \ominus \text{off} \rightarrow B$ allows the timer to be stopped before the expiration of its delay when a special "off" value is consumed through its source end.

$$\begin{aligned} \mathbf{con} : \mathbf{OFFTimert}(in : (A \mapsto \langle \alpha, a \rangle); out : (B \mapsto \langle \beta, b \rangle)) \\ \mathbf{pre} : \mathcal{D}\langle \alpha, a \rangle \wedge \forall i < |a|. (a[+t](i) \leq \vec{a}(i) \vee \vec{a}(i) = off) \\ \mathbf{post} : \mathcal{D}\langle \beta, b \rangle \wedge \beta \in \{\text{timeout}\}^* \wedge OFF(\langle \alpha, a \rangle, \langle \beta, b \rangle) \end{aligned}$$

where $OFF(\langle \alpha, a \rangle, \langle \beta, b \rangle) \equiv$

$$\begin{cases} \langle \beta, b \rangle = \langle (), () \rangle & \text{if } \langle \alpha, a \rangle = \langle (), () \rangle \\ OFF(\langle \vec{\alpha}, \vec{a} \rangle, \langle \beta, b \rangle) & \text{if } a(1) < a(0) + t \wedge \alpha(1) = off \\ OFF(\langle \vec{\alpha}, \vec{a} \rangle, \langle \vec{\beta}, \vec{b} \rangle) \wedge \beta(0) = a(0) + t & \text{if } a(0) + t \leq a(1) \vee |a| = 1 \end{cases}$$

Reset-Timer The reset-timer $A \xrightarrow{\text{reset}} B$ allows the timer to be reset to 0 after it has been activated when a special “reset” value is consumed through its source end.

con : **RSTTimert**($in : (A \mapsto \langle \alpha, a \rangle); out : (B \mapsto \langle \beta, b \rangle)$)
pre : $\mathcal{D}\langle \alpha, a \rangle \wedge \forall i < |a|. (a[+t](i) \leq \vec{a}(i) \vee \vec{a}(i) = \text{reset})$
post : $\mathcal{D}\langle \beta, b \rangle \wedge \beta \in \{\text{timeout}\}^* \wedge RT(\langle \alpha, a \rangle, \langle \beta, b \rangle)$

where $RT(\langle \alpha, a \rangle, \langle \beta, b \rangle)$ is similar to the definition of OFF except that it changes the prerequisite of the second line into $a(1) < a(0) + t \wedge \alpha(1) = \text{reset}$.

Expire-Timer The t-timer with early expiration $A \xrightarrow{\text{t-expire}} B$ makes the timer produce its timeout signal through its sink and reset itself when it consumes a special “expire” value through its source end.

con : **EXPTimert**($in : (A \mapsto \langle \alpha, a \rangle); out : (B \mapsto \langle \beta, b \rangle)$)
pre : $\mathcal{D}\langle \alpha, a \rangle \wedge \forall i < |a|. (a[+t](i) \leq \vec{a}(i) \vee \vec{a}(i) = \text{expire})$
post : $\mathcal{D}\langle \beta, b \rangle \wedge \beta \in \{\text{timeout}\}^* \wedge ET(\langle \alpha, a \rangle, \langle \beta, b \rangle)$

where $ET(\langle \alpha, a \rangle, \langle \beta, b \rangle) \equiv$

$$\begin{cases} \langle \beta, b \rangle = \langle \langle \rangle, \langle \rangle \rangle & \text{if } \langle \alpha, a \rangle = \langle \langle \rangle, \langle \rangle \rangle \\ ET(\langle \vec{a}, \vec{d} \rangle, \langle \beta, b \rangle) \wedge b(0) = a(0) + t & \text{if } a(0) + t < a(1) \wedge |a| = 1 \\ ET(\langle \vec{a}, \vec{d} \rangle, \langle \vec{\beta}, \vec{b} \rangle) \wedge b(0) = a(1) & \text{if } a(1) < a(0) + t \wedge a(1) = \text{expire} \end{cases}$$

3.3 Probabilistic connectors

The specification of channels with probabilistic behavior can be captured by the disjunction or conjunction of different predicates about time and data distributions. We consider four types of probabilistic channels: *message-corrupting synchronous channel*, *randomized synchronous channel*, *probabilistic lossy synchronous channel*, and *faulty FIFO1 channel*. Specifications of other primitive channels are ignored here and can be found at [1].

CptSync: The message-corrupting synchronous channel $A \xrightarrow{p} B$ is a synchronous channel which has an extra parameter p compared with the primitive synchronous channel. The delivered message can be corrupted with probability p . Hence, if a data item flows into the channel through the source end, then the correct data value will be obtained at the sink end with probability $1 - p$ and a corrupted data value \perp will be obtained with probability p .

con : **CptSyncp**($in : (A \mapsto \langle \alpha, a \rangle); out : (B \mapsto \langle \beta, b \rangle)$)
pre : $\mathcal{D}\langle \alpha, a \rangle$
post : $\mathcal{D}\langle \beta, b \rangle \wedge b = a \wedge \forall i < |a|. ((\beta(i).data = \alpha(i).data \wedge \beta(i).prob = \alpha(i).prob \cdot (1 - p)) \vee (\beta(i).data = \text{corrupted} \wedge \beta(i).prob = \alpha(i).prob \cdot p))$

RandomSync: The randomized synchronous channel $A \xrightarrow{\text{rand}(0,1)} B$ can generate a random number $b \in \{0, 1\}$ with equal probability when it is activated through an arbitrary write operation on its source end, and this random number will be taken on the sink end simultaneously.

```

con :RdmSync(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre : $\mathcal{D}\langle \alpha, a \rangle$ 
post : $\mathcal{D}\langle \beta, b \rangle \wedge b = a \wedge \forall i < |\beta|.$ 
     $((\beta(i).\text{data} = 0 \wedge \beta(i).\text{prob} = 1/2) \vee$ 
     $(\beta(i).\text{data} = 1 \wedge \beta(i).\text{prob} = 1/2))$ 

```

ProbSync: The message transmitted by the probabilistic synchronous channel $A - \xrightarrow{q} B$ can get lost with a certain probability q . It can also act like a *Sync* channel and the message will be delivered successfully with probability $1 - q$.

```

con :ProbLossyq(in : ( $A \mapsto \langle \alpha, a \rangle$ ); out : ( $B \mapsto \langle \beta, b \rangle$ ))
pre : $\mathcal{D}\langle \alpha, a \rangle$ 
post : $\mathcal{D}\langle \beta, b \rangle \wedge PL(\langle \alpha, a \rangle, \langle \beta, b \rangle, q)$ 

```

where $PL(\langle \alpha, a \rangle, \langle \beta, b \rangle, q) \equiv$

$$\begin{cases} \langle \beta, b \rangle = \langle(), () \rangle & \text{if } \langle \alpha, a \rangle = \langle(), () \rangle \\ PL(\langle \alpha^{(1)}, a^{(1)} \rangle, \langle \beta, b \rangle, q) \vee (PL(\langle \alpha^{(1)}, a^{(1)} \rangle, \langle \beta^{(1)}, b^{(1)} \rangle, q) \wedge & \text{else} \\ |\beta| > 0 \wedge \alpha(0).\text{data} = \beta(0) \wedge \beta(0).\text{prob} = \alpha(0).\text{prob} \cdot (1 - q)) \end{cases}$$

FaultyFIFO1: The messages flowing into a faulty FIFO1 channel $A \xrightarrow{r} \square \rightarrow B$ can get lost with probability r when it is inserted into the buffer. In this case, the buffer remains empty. It can also behave as a normal *FIFO1* channel when the insertion of data into the buffer is successful with probability $1 - r$.

Another kind of faulty FIFO1 channel named LossyFIFO1 channel $A \rightarrow \square \xrightarrow{r} B$ works perfectly on the insertion of data item into its buffer but may loose messages from the buffer before being taken on the sink end. The difference between this channel and FtyFIFO1 is that the loss of data items happens in different steps. Loss behavior in this channel arises in the process of being taken from the buffer, while loss behavior in FtyFIFO1 arises in the process of storage into the buffer.

3.4 Composing connectors

3.5 Refinement of connectors

4 Refinement checking and test case generation in Z3

4.1 Test case for connectors

4.2 Refinement checking

References

1. The source code., <https://github.com/Zhang-Xiyue/Prob-Reo>
2. Arbab, F.: Reo: A channel-based coordination model for component composition. *Mathematical Structures in Computer Science* 14, 329–366 (06 2004)
3. Arbab, F., Rutten, J.J.: A coinductive calculus of component connectors. In: International Workshop on Algebraic Development Techniques. pp. 34–55. Springer (2002)
4. Hoare, C.A.R.: Unified theories of programming. In: Mathematical methods in program development, pp. 313–367. Springer (1997)
5. Meng, S.: Connectors as designs: The time dimension. In: Margaria, T., Qiu, Z., Yang, H. (eds.) Sixth International Symposium on Theoretical Aspects of Software Engineering, TASE 2012, 4-6 July 2012, Beijing, China. pp. 201–208. IEEE (2012), <http://doi.ieeecomputersociety.org/10.1109/TASE.2012.36>
6. Meng, S., Arbab, F., Aichernig, B.K., Aştefănoaei, L., de Boer, F.S., Rutten, J.: Connectors as designs: Modeling, refinement and test case generation. *Science of Computer Programming* 77(7), 799–822 (2012), <https://www.sciencedirect.com/science/article/pii/S0167642311001006>, (1) FOCLASA’09 (2) FSEN’09
7. de Moura, L., Bjørner, N.: Z3: An efficient smt solver. In: Ramakrishnan, C.R., Rehof, J. (eds.) Tools and Algorithms for the Construction and Analysis of Systems. pp. 337–340. Springer Berlin Heidelberg, Berlin, Heidelberg (2008)
8. Nawaz, M.S., Sun, M.: Using pvs for modeling and verification of probabilistic connectors. In: Hojjat, H., Massink, M. (eds.) Fundamentals of Software Engineering. pp. 61–76. Springer International Publishing, Cham (2019)
9. Sun, M.: Towards formal modeling and verification of probabilistic connectors in coq xiyue zhang (2018), <https://api.semanticscholar.org/CorpusID:85541303>
10. Woodcock, J.: Uncertainty and probabilistic utp. In: The Practice of Formal Methods: Essays in Honour of Cliff Jones, Part II, pp. 184–205. Springer (2024)
11. Zhang, X., Hong, W., Li, Y., Sun, M.: Reasoning about connectors using coq and z3. *Science of Computer Programming* 170, 27–44 (2019), <https://www.sciencedirect.com/science/article/pii/S0167642318304076>