

MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: BCAN-101
DIGITAL ELECTRONICS

Time Allotted: 3 Hours Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

$\label{eq:Group-A} \textbf{Group-A}$ (Multiple Choice Type Questions)

Choose the correct alternative for any ten of the following:					
(i)	In a multiplexer, the output depends on its				
	(a) Data inputs	(b)	Select inputs		
	(c) Select outputs	(d)	None of these		
(ii)	ii) Which of the following condition is not allowed in SR flip-flop?				
	(a) $S=0 R=0$	(b)	S=0 R=1		
	(c) $S=1 R=0$	(d)	S=1 $R=1$		
(iii)	The logical expression $Y=A+AB+AB'C+A'BC'D+1$ is equivalent to				
	(a) A + C'	(b)	1		
	(c) A'	(d)	A		
(iv)	A flip-flop has				
	(a) one stable state	(b)	no stable states		
	(c) two stable states	(d)	None of these		

8481

1.

CS/BCAN/Odd/SEM-1/BCAN-101(New)/2018-19

	(v) The dual of a Boolean expression is obtained by					
	(a) interchanging all 0s and 1s					
	(b) interchanging all 0s and 1s, all + and '.' signs					
	(c) interchanging all 0s and 1s, all + and '.' signs and complementing all the variables					
	(d) interchanging all + and '.' signs and complementing all the variables					
	(vi) $A + A' B$ is equal to					
	(a) $A + B$	(b) A				
	(c) B	(d) $A' + B$				
	(vii) 11101÷1100 is equal to					
	(a) 10.1101	(b) 100.1101				
	(c) 10.01101	(d) None of these				
	(viii) In general, a sequential logic circuit consists of					
	(a) only flip-flops	(b) only gates				
	(c) flip-flops and combinational logic circuits	(d) only combinational logic circuits				
	(ix) Race condition arises in					
	(a) S-R Latch	(b) S-R F/F				
	(c) J-K F/F	(d) TF/F				
	(x) When two n bit binary numbers are added, the sum will contain at most					
	(a) <i>n</i> bits	(b) $n+1$ bits				
	(c) $n+2$ bits	(d) $n + n$ bits				
	(xi) While performing BCD addition, if the value of each 4-bit group becomes we a with that group.					
	(a) greater than 9	(b) greater or equal to 9				
	(c) greater than 6					
	Croup. F	· •				
	Group – B (Short Answer Type Questions)					
Answer any three of the following. 5×3						
2.	Difference between Synchronous and Asynchronous counters.					
3.	Simplify the expressions:					
	(i) $A = XYZ + XY'Z + X \mathbb{Z}$		2.2.5			
	(ii) $B = P + P'Q + P'Q'R + P'Q'R'S$		2+3=5			

Subtract (-33) from (-57) using 2's complement method. Convert (4536)₁₀ to (i) 2421 code 3+2=5(ii) 5421 code Draw the truth table and logic circuit of a full-subtractor. Using K-map find out the expression for difference (D) and borrow (B). 1+4=5What is flip-flop? What is race condition? Group - C (Long Answer Type Questions) $15 \times 3 = 45$ Answer any three of the following. (a) Using K-map method minimize the following expression: 7. $F(w, x, y, x) = m\Sigma(1,5,6,12,13,14) + d\Sigma(2,4).$ Implement the logic circuit using NAND gates only. (b) Implement Ex-OR gate using NAND Gate and NAND gate using NOR gate. (5+4)+(3+3)=15(a) Define excitation table of flip-flop and propagation delay. 8. (b) Using the logic diagram convert a J-K flip-flop D flip-flop and T flip-flop. (c) Design a J-K master-slave flip-flop with circuit diagram and give the truth table. 5+5+5=15 (a) Write down the simplified Boolean expression in 9. (i) sum of product form and (ii) product of sum form for $Y(A,B,C,D)=\Pi M(0,1,3,5,6,7,9,10,11,12,13,15)$ (4+4)+7=15(b) Implement a full adder using 2 half adders. (a) Design a carry look ahead adder. 10. (b) Design a combinational logic circuit to implement 4-bit odd parity checker. 9+6=15 $5 \times 3 = 15$ 11. Write short notes on any three of the following: (i) PIPO (ii) Ripple Counter (iii) 4-bit parallel adder (iv) Gray Code (v) Master slave J-K flip-flop