
DAY #16

30 DAYS OF VERILOG

AIM - TO IMPLEMENT JK FLIP-FLOP

A **JK flip-flop** is a sequential logic circuit that can store one bit of binary information. It's named after its inventor, Jack Kilby, who was a Texas Instruments engineer and a co-inventor of the integrated circuit. The JK flip-flop has one clock input pin (CLK), two data input pins (J and K), and two output pins (Q and \bar{Q}).



CODE-

```
IMPLEMENTED DESIGN - xc7a200tsbg484-1 (active)
     Project Summary × Device × JK_FF.v × tb_JK.v ×
                                                                                                                                                                                                                         ? 0 0
     C:/Users/sagni/Desktop/CAD_final_exam/J_K_FF.srcs/sources_1/new/JK_FF.v
                                                                                                                                                                                                                             ×
     Q 🕍 🛧 🥕 🐰 🖺 🛍 🗙 // 🎟 🔉
                                                                                                                                                                                                                             •
     23 module JK_FF(
                input K,
                input clk, output Q ,
                 output Q_bar
                 reg Q=0 ;
                 always@(posedge clk)
                alwayse (boseage cl.
case({J,K})
2'b00: Q<=Q;
2'b01: Q<=0;
2'b10: Q<=1;
2'b11: Q<=~Q;
     38 A endcas
39 assign
40 A endmodule
                endcase
assign Q_bar=~Q ;
```

WAVEFORM -

