DAY #20 30 DAYS OF VERILOG

AIM - TO IMPLEMENT PIPO SHIFT REG.

1


The PIPO module implements a Parallel In Parallel Out Register. It takes in these inputs (clk,reset,pipo_in,load) and an output (pipo_out). If reset signal is HIGH, pipo_out = 0.

If load signal is HIGH, whatever new pipo_in is coming will be the output.

But, if the load signal is not high, then pipo_out should show the previously output value. Now what I'm doing is pipo_out = 0;

What changes can be done, so that when the load signal is not high, then pipo_out should show the previously output value.

SCHCEMATIC -



CODE -

```
# P 8 8 F 3 3 5 B B B B P 19 P 19 P 2 1 9
4
    7 // Design Name:
    8 // Module Name:
9 // Project Name:
 題
                        pipo
   10 // Target Devices:
    11 // Tool versions:
    12 // Description:
    13 //
    14 // Dependencies:
 74
    15 //
 74
    16 // Revision:
    17 // Revision 0.01 - File Created
    18 // Additional Comments:
    19 //
    21 module pipo(q,clk,clr,d);
    22 output reg [3:0]q;
    23 input clk, clr;
    24 input [3:0]d;
    25 always @ (posedge clk)
26 if(clr==1)
    27 g=4'b0000;
    28 else
    29 q=d;
    30 endmodule
    31
```

WAVEFORM -

