DAY #22

30 DAYS OF VERILOG

AIM – TO IMPLEMENT 32 bit UNSIGNED DIVIDER

Division is a fundamental arithmetic operation we take for granted. FPGAs include dedicated hardware to perform addition, subtraction, and multiplication and will infer the necessary logic. Division is different: we need to do it ourselves. This post looks at a straightforward division algorithm for positive integers before extending it to cover fixed-point numbers and signed numbers.

CODE -

```
🖂 " 🎤 🔑 🙉 👂 🥦 🔯 🔼 📑 🖽 🖽 👺 🥬 🕨 🗵 📌 💡
< 4≡
       21 module divider (Q, M, Quo, Rem);
       22
            input [7:0] Q; //dividend
      23
            input [7:0] M; //divisor
      24
       25
              output [7:0] Quo;
      26
            output [7:0] Rem;
  10
             //internal variables
      27
             reg [7:0] Quo = 0;
reg [7:0] Rem = 0;
       28
  1
       29
      30
             reg [7:0] al,b1; //these variables are going to update during looping
  %
              reg [7:0] p1; //initialize A as mention in booths algo integer i; //going to keep track the number of times loop will be running
      31
  74
       32
  76
       33
             always@ (Q or M)
       35
  0
       36
                 //initialize the variables.
                 a1 = Q;
       37
                 b1 = M;
       38
                 p1= 0;
       39
                              //initialize A=0
            for(i=0;i <8 ;i=i+1) begin //start the for loop,it will run n times where n=no of bits
       40
                    p1 = {p1[6:0],a1[7]}; //shift left A
       41
                     a1[7:1] = a1[6:0];
                                               //shift left Q
       42
                                               //A=A-M
                     p1 = p1-b1;
       43
                     if(p1[7] == 1) begin
a1[0] = 0; //Q0=0
p1 = p1 + b1; //A=A+1
                                               //checking A<0 i.e MSB=1 (-ve weigh in 2's comp)
       44
       45
                                         //A=A+M
       46
                         end
       47
                     else
                                    //Q0=1
                         a1[0] = 1;
       49
       50
                 end
                 Quo =a1;
       51
       52
                 Rem =p1;
       53 endmodule
```

WAVEFORM -

