DAY #15


30 DAYS OF VERILOG

AIM - TO IMPLEMENT RIPPLE COUNTER

A Ripple counter is an asynchronous counter in which the aa the flip flops except the first are clocked by the output of the preceding flops.

In a ripple counter, only the first flip flop is clocked by an external clock signal. All subsequent flip flops are clocked by the output of the preceding flip-flop. Asynchronous counters are also called ripple counters because of the way the clock pulse "Ripples" through the flip-flops.

SCHEMATIC -



CODE -

```
22 module RCounter(q,clk,reset);
         input clk.reset;
26 Tff tff0(q[0],clk,reset);
    Tff tff1(q[1],q[0],reset);
Tff tff2(q[2],q[1],reset);
    Tff tff3(q[3],q[2],reset);
31 endmodule
    module Tff(q,clk,reset);
33
    output q;
input clk,reset;
36 wire d;
37
38 Dff dff0(q,d,clk,reset);
                                           I
41 endmodule
43 module Dff(q,d,clk,reset);
44 output q;
    output q;
input d,clk,reset;
    always@(posedge reset or negedge clk)
if(reset)
    q<=1'b0;
else
    q<=d;
    endmodule
```

WAVEFORM -

