
DAY #17 30 DAYS OF VERILOG

AIM – TO IMPLEMENT D FLIP-FLOP

A **D flip-flop**, also known as a **data flip-flop** or **delay flip-flop**, is a fundamental building block in digital electronics.

- **Function**: The D flip-flop stores a single bit of data (either 0 or 1) and has two stable states: the "set" state (Q = 1) and the "reset" state (Q = 0).
- Inputs:
 - D (Data): Represents the input data. When the clock signal is high, the flip-flop samples and stores the D input.
 - o **Clock (CLK)**: Controls the flip-flop. When the clock input transitions from low to high, the stored D input is reflected at the flip-flop's output (Q).
- Outputs:
 - Q: Represents the current state of the flip-flop. If D = 0, Q will be 0; if D = 1, Q will be 1.
 - \circ **Q' (Q-bar)**: Complement of Q. If Q = 0, Q' will be 1; if Q = 1, Q' will be 0.



CODE -

```
10 // Target Devices:
  11 // Tool versions:
 12 // Description:
  13 //
 14 // Dependencies:

▲ 15 //

 16 // Revision:
 17 // Revision 0.01 - File Created
 18 // Additional Comments:
 19 //
  21 module dff(output reg q,qbar, input d,clk,clear);
  22 always @ (posedge clk or negedge clear)
  23 if(clear==1'b0)
  24 begin q<=1'b0; qbar<=1'b1; end
  25 else
  26 begin q<=d; qbar<=~d; end
  27 endmodule
  28
                            dff.v
```

WAVEFORM -

