
DAY #10


30 DAYS OF VERILOG

AIM – TO IMPLEMENT 4x16 DECODER

A **4-to-16 decoder** is a combinational circuit that takes a 4-bit binary input and produces a 16-bit output. It's commonly used in digital systems for address decoding, memory selection, and other applications.

A **decoder** circuit of the higher combination is obtained by adding two or more lower combinational circuits. 4 to 16 decoder circuit is obtained from two 3 to 8 decoder circuits or three 2 to 4 decoder circuits. When two 3 to 8 Decoder circuits are combined the enable pin acts as the input for both the decoders.

Schematic –



Verilog Code–

```
1 module dec_3x8 ( input en,
2                 input [3:0] in,
3                 output reg [15:0] out);
4
5 always @ (en or in) begin
6     out = en ? 1 << in: 0;
7 end
8
9 endmodule
```

Waveform –

