
DAY #19

30 DAYS OF VERILOG

AIM – TO IMPLEMENT SIPOSHIFT REG.

A **Serial-In Parallel-Out (SIPO)** shift register is a sequential logic device that can store and shift data bits.


1. **Functionality:**

- The SIPO shift register takes in data **one bit at a time** (serial input).
- It processes the data internally.
- Finally, it outputs the data **all at once** in parallel format.

2. **Example:**

- Imagine you have a 4-bit SIPO shift register.
- If you shift in four data bits via a single wire at the serial input (SI), the data becomes available simultaneously on the four outputs (QA, QB, QC, QD) after the fourth clock pulse.

SCHCEMATIC -



CODE –

```
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21 module sipo(input clr,clk,d output reg [3:0]q );
22 reg [3:0]temp;
23 always @ (posedge clk)
24 if (clr==1)
25 q=4'b0000;
26 else
27 begin
28 temp=q>>1;
29 q={d,temp[2:0]};
30 end
31 endmodule
32
```

WAVEFORM –

