#### **DAY #8**

# 30 DAYS OF VERILOG

### AIM - TO IMPLEMENT 1x2 DEMUX

A 1x2 demultiplexer (1-to-2 demux) is a combinational circuit that has one input line and two output lines. It works in the opposite direction of a multiplexer (MUX).


- 1. Inputs and Outputs:
  - o **Input (A)**: There's a single input line (A).
  - o **Outputs** ( $Y_0$  and  $Y_1$ ): There are two output lines ( $Y_0$  and  $Y_1$ ).
- 2. Selection Line:
  - $\circ$  The demux has one selection line (S<sub>0</sub>).
  - o Depending on the value of the selection line, the input (A) will be connected to either  $Y_0$  or  $Y_1$ .
- 3. Truth Table:
  - ∘ When  $S_0 = 0$ , the input is connected to  $Y_0$ .
  - ∘ When  $S_0 = 1$ , the input is connected to  $Y_1$ .
- 4. Logical Expressions:
  - $\circ$   $Y_0 = S_0' \cdot A$
  - $\circ$   $Y_1 = S_0 \cdot A$

0

#### Truth Table -

Select S	Input D	Outputs	
		Y <sub>2</sub>	<b>Y</b> 1
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

#### Schematic -



## Verilog Code-

```
11 // Tool versions:
 12 // Description:
 13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
 18 // Additional Comments:
 19 //
 21 module demux_str(o,s,i);
 22 output [1:0]o;
 23 input s,i;
 24 assign o[0]=~s&i;
                                          I
 25 assign o[1]=s&i;
 26 endmodule
 27
   Design Summary 

demux_ternary.vv 

demux_ternary_tot.v 

demux_v
```

#### Waveform -

