
DAY #6

30 DAYS OF VERILOG

AIM – TO IMPLEMENT 4X1 MULTIPLEXER


A **4x1 multiplexer** is a digital circuit that selects one of four data inputs and routes it to a single output based on the values of two select lines.

- **Inputs:** The 4x1 multiplexer has four data inputs, labeled as **I0**, **I1**, **I2**, and **I3**.
- **Selection Lines:** It also has two select lines, **S0** and **S1**, which determine which input is connected to the output.
- **Output:** The output is denoted as **Y**.

Truth Table –

INPUTS		Output
S ₁	S ₀	Y
0	0	A ₀
0	1	A ₁
1	0	A ₂
1	1	A ₃

Schematic –



Verilog Code–

```

12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21 module mux4_1(
22     input [3:0] i,
23     output y,
24     input [1:0] s
25 );
26 reg y;
27 always @ (i,s)
28 begin
29     if (s==2'b00)
30         y<=i[0];
31     else if (s==2'b01)
32         y<=i[1];
33     else if (s==2'b10)
34         y<=i[2];
35     else if (s==2'b11)
36         y<=i[3];
37     else
38         y<=1'bZ;
39 end

```

Waveform –

