
DAY #9

30 DAYS OF VERILOG

AIM – TO IMPLEMENT 1x4 DEMUX

A **1x4 demultiplexer** (also known as a **1:4 demux**) is a combinational circuit that performs the reverse operation of a multiplexer.

Input: The 1x4 demux has a single input (usually denoted as “I”).


- **Selection Lines:** It has two selection lines (often labeled as “s1” and “s0”).
- **Outputs:** There are four outputs (Y3, Y2, Y1, and Y0).

The input signal is routed to one of the four outputs based on the values of the selection lines. Each combination of the selection lines corresponds to a specific output. Here’s the truth table for a 1x4 demux:


Truth Table –

sel[0]	sel[1]	Y ₀	Y ₁	Y ₂	Y ₃
0	0	i	0	0	0
0	1	0	i	0	0
1	0	0	0	i	0
1	1	0	0	0	i

Schematic –



Verilog Code–

```
design.sv  SV/Verilog

1 // Code your design here
2 //1x4 mux
3 module demux1x4 (a,o0,o1,o2,o3,sel);
4     input [3:0] a;
5     input [1:0] sel;
6     output reg o0,o1,o2,o3;
7
8     always@(*)begin
9         case(sel)
10             2'b00 : o0=a[0];
11             2'b01 : o1=a[1];
12             2'b10 : o2=a[2];
13             2'b11 : o3=a[3];
14         endcase
15     end
16 endmodule
```

Waveform –

