

30 DAYS OF VERILOG

Division is a fundamental arithmetic operation we take for granted. FPGAs include dedicated hardware to perform addition, subtraction, and multiplication and will infer the necessary logic. Division is different: we need to do it ourselves. This post looks at a straightforward division algorithm for positive integers before extending it to cover fixed-point numbers and signed numbers.

```

20 //////////////////////////////////////
21 module divider(Q,M,Quo,Rem);
22
23     input [7:0] Q;    //dividend
24     input [7:0] M;    //divisor
25     output [7:0] Quo;
26     output [7:0] Rem;
27     //internal variables
28     reg [7:0] Quo = 0;
29     reg [7:0] Rem = 0;
30     reg [7:0] a1,b1;   //these variables are going to update during looping
31     reg [7:0] p1;      //initialize A as mention in booths algo
32     integer i;         //going to keep track the number of times loop will be running
33
34     always@ (Q or M)
35     begin
36         //initialize the variables.
37         a1 = Q;
38         b1 = M;
39         p1 = 0;        //initialize A=0
40         for(i=0;i < 8 ;i=i+1)    begin //start the for loop,it will run n times where n=no of bits
41             p1 = {p1[6:0],a1[7]};    //shift left A
42             a1[7:1] = a1[6:0];        //shift left Q
43             p1 = p1-b1;                //A=A-M
44             if(p1[7] == 1)    begin    //checking A<0 i.e MSB=1 (-ve weigh in 2's comp)
45                 a1[0] = 0;           //Q0=0
46                 p1 = p1 + b1;         //A=A+M
47             end
48             else
49                 a1[0] = 1;            //Q0=1
50         end
51         Quo =a1;
52         Rem =p1;
53     endmodule

```

WAVEFORM –

