

ICC2 : CTS Automated Script

Tool : Synopsys IC Compiler II (ICC2)

Stage : CTS

Date : 27-01-2025

#####

CTS SPEC FILE

#####

puts "INFO: Sourcing CTS specification..."

Pre-CTS sanity checks

check_clock_trees

check_design -checks pre_clock_tree_stage

Derive existing clock cell references

derive_clock_cell_references -output ./scripts/ref_cell.tcl

Clock cell control

Exclude all cells from CTS

set_lib_cell_purpose -exclude cts [get_lib_cells]

Source derived reference cells

source ./scripts/ref_cell.tcl

Allow only selected CTS cells (LVT/RVT buffers & inverters)

set_lib_cell_purpose -include cts \

[get_lib_cells -filter \

"ref_name =~ *BUF*LVT* || ref_name =~ *BUF*RVT* || \

ref_name =~ *INV*LVT* || ref_name =~ *INV*RVT*"]

Clock routing rules (NDR – double width & spacing)

remove_routing_rules -all

create_routing_rule icc_clock_double_spacing \

-default_reference_rule \

-multiplier_spacing 2 \

-taper_distance 0.4 \

-driver_taper_distance 0.4

set_clock_routing_rules \

-net_type sink \

-rules icc_clock_double_spacing \

-min_routing_layer M4 \

-max_routing_layer M5

CTS constraints

current_mode func

set_max_transition 0.15 \

-clock_path [get_clocks] \

-corners [all_corners]

Target skew (corner-based)

set_clock_tree_options -clock_tree [get_clocks] \

-target_skew 0.05 \

-corners [get_corners ss_125c]

set_clock_tree_options -clock_tree [get_clocks] \

-target_skew 0.02 \

-corners [get_corners ff_m40c]

```

# -----
# Clock uncertainty (scenario-aware)
# -----

foreach_in_collection scen [all_scenarios] {
    current_scenario $scen

    set_clock_uncertainty 0.10 -setup [all_clocks]

    set_clock_uncertainty 0.05 -hold [all_clocks]
}

# -----
# Enable CRPR
# -----

set_app_options \
    -name time.remove_clock_reconvergence_pessimism \
    -value true

# -----
# CTS balance points (example – design Exceptions)
# -----

foreach_in_collection mode [all_modes] {
    current_mode $mode

    set_clock_balance_points \
        -consider_for_balancing true \
        -balance_points [get_pins "I_SDRAM_TOP/I_SDRAM_IF/sd_mux_*/SO"]
}

# -----
# Hold fixing cell control
# -----

set_lib_cell_purpose -exclude hold [get_lib_cells]

set_lib_cell_purpose -include hold \
    [get_lib_cells -filter \
        "ref_name =~ *DEL*HVT* || ref_name =~ *BUF*HVT*"]

puts "INFO: CTS specification completed."

```

```
#####
# CTS RUN SCRIPT
# This script is executed AFTER sourcing cts_spec.tcl
#####

puts "===== CTS FLOW STARTED ====="

#-----

# Set prefixes for CTS and data path cells
#-----

puts "INFO: Setting instance name prefixes..."

# Prefix for CTS-added cells

set_app_options -name opt.common.user_instance_name_prefix -value
clock_opt_clock_

# Prefix for data-path optimization cells

set_app_options -name opt.common.user_instance_name_prefix \
-value clock_opt_data_

#-----

# 3. Remove existing global routes
#-----

puts "INFO: Removing existing global routes..."

remove_routes -global_route

#-----

# 4. Build Clock Tree (CTS build phase)
#-----

puts "INFO: Building clock tree..."

clock_opt -to build_clock

save_block -as build_clock_done

#-----

# 5. Route Clock Tree
#-----

puts "INFO: Routing clock tree..."

clock_opt -from build_clock -to route_clock

save_block -as route_clock_done
```

```
#-----
```

6. Post-CTS timing check

```
#-----
```

```
puts "INFO: Reporting post-CTS timing..."
```

```
file mkdir ./reports/cts
```

```
report_global_timing > ./reports/cts/cts_global_timing.rpt
```

```
#-----
```

7. Enable aggressive hold fixing options

```
#-----
```

```
puts "INFO: Enabling hold-fix optimization options..."
```

```
set_app_options -name clock_opt.hold.effort -value high
```

```
set_app_options -name ccd.hold_control_effort -value high
```

```
set_app_options -name opt.dft.clock_aware_scan_reorder -value true
```

```
#-----
```

8. Final CTS optimization (skew + hold cleanup)

```
#-----
```

```
puts "INFO: Running final CTS optimization..."
```

```
clock_opt
```

```
save_block -as final_clock_opt_done
```

```
puts "==== CTS FLOW COMPLETED ====="
```

```
#####
```

CTS REPORT DUMP

```
#####
```

```
set rpt_dir ./reports/cts_qor
```

```
# Create directory if it does not exist
```

```
if {[file exists $rpt_dir]}{
```

```
    file mkdir $rpt_dir
```

```
}
```

```
puts "INFO: Dumping CTS reports into $rpt_dir"
```

```
#-----
```

Global Timing

```
#-----
```

```

report_global_timing > $rpt_dir/global_timing.rpt

#-----

# Clock Latency Reports

#-----

report_clock_qor -type latency \

    -scenarios func_ff_125c \

    -nosplit > $rpt_dir/clock_latency_func_ff_125c.rpt

report_clock_qor -type latency \

    -scenarios func_ss_m40c \

    -nosplit > $rpt_dir/clock_latency_func_ss_m40c.rpt

#-----

# Clock DRC Violations

#-----

report_clock_qor -type drc_violators \

    > $rpt_dir/clock_drc_violators.rpt

#-----

# Minimum Pulse Width Violations

#-----

report_min_pulse_width -all_violators \

    > $rpt_dir/min_pulse_width_violations.rpt

#-----

# Max Transition Violations

#-----

report_constraints -all_violators -max_transition \

    > $rpt_dir/max_transition_violations.rpt

#-----

# Max Capacitance Violations

#-----

report_constraints -all_violators -max_capacitance \

    > $rpt_dir/max_capacitance_violations.rpt

puts "INFO: CTS report dumping completed"

```

CTS Clock Window Overview

IC Compiler II - CTSWindow.1 - MY_ORCA_TOP.nlib:final_clock_opt_done_2.design

File Edit View Select Highlight Report Schematic Window Help

Enter filter expression

name	sources	is_generated	propagated_clock	period	waveform	skew_groups
func						
M PCI_CLK	pclk	false	true	7.50...	{0.0000... default_PCI...	
M SYS_2x_CLK	sys_2...	false	true	2.30...	{0.0000... default_SY...	
G SYS_CLK	I_CLO...	true	true	4.60...	{0.0000...	
M SDRAM_CLK	sdra...	false	true	4.10...	{0.0000... default_SD...	
G SD_DDR_CLK	sd_CK	true	true	4.10...	{0.0000...	
G SD_DDR_CLKn	sd_CKn	true	true	4.10...	{2.0500...	
test						
M ate_clk	ate_clk	false	true	30.0...	{0.0000... default_at...	

Legend: mode current mode Master Generated Virtual corner current corner

Ready No Selection

Clock path routed

IC Compiler II - BlockWindow.2 - Design Planning - MY_ORCA_TOP.nlib:final_clock_opt_done_2.design [write]

File Task Edit Create View Select Highlight Schematic Window Help

Specify zoom in box (Click opposite corners or drag)

No Grid XY 359.532, 253.280 :lock: PCI_CLK

View Settings

Layout.2

Apply

100% Level 0

Objects Layers Settings

Datatypes

Filter layers by name/number

Layers

Arrange By:

Mask

NWELL (1)

PO (10)

PODMY (10:1)

CO (28)

M1 (11)

M1DMY (11:1)

VIA1 (12)

M2 (13)

M2DMY (13:1)

VIA2 (14)

M3 (15)

M3DMY (15:1)

VIA3 (16)

M4 (17)

M4DMY (17:1)

VIA4 (18)

M5 (19)

M5DMY (19:1)

Preset: Default

CLOCK_TREE

IC Compiler II - BlockWindow.2 - Design Planning - MY_ORCA_TOP.nlib:final_clock_opt_done_2.design [write]

File Task Edit Create View Select Highlight Schematic Window Help

Specify zoom in box (Click opposite corners or drag)

No Grid XY 1067.343, -1.171 :lock: PCI_CLK

Visual Mode

Clock Tree

Apply

Enter filter expression

na	sour	is_gener	propagated_cl	pe	wav
pclk	false	true	{0...
S...	false	true	{0...
I...	true	true	{0...
S...	false	true	{0...
S...	true	true	{0...

✓ Fanout beyond exception Levels: From

✓ Show cells by level ✓ Show cells by ty

✓ Show nets ✓ Show pins

level0 2

level1 9

level2 9

level3 25

level4 15

level5 29

level6 12

level7 160




level8 325

Cell Type: Inverter 14

Cell Type: Buffer 11

Cell Type: Clock Sink 503

Cell Type: Pre-existing 506



WE CAN VIEW THE LATENCY

