

SillyFunction USF.EE.Dobariya

This is a SillyFunction design with three inputs a, b, and c with an output y.
This is a combinational circuit using blocking assignments, AND, OR gates, and Inverters.
Here, we get combinational output after gate operations in the order NOT, AND, and OR for this design code.

