

D_RTL_USF.EE.Group_2.Dobariya

The design describes D-Register, the multiplicand register which has two inputs with a clock. One is multiplicand stores the multiplication values and another is Dop which is the MSB part of the op. It gives output D when this Dop is high otherwise output stays same D. And this output is given to ALU.

