Verilog Experiment – Part 1