9/28/23, 5:18 PM JEP 422: Linux/RISC-V Port

# OpenJDK

Installing Contributing Sponsoring Developers' Guide Vulnerabilities JDK GA/EA Builds

Mailing lists Wiki · IRC Bylaws · Census

Legal **Workshop** 

JEP Process

Source code Mercurial GitHub

**Tools**Git
jtreg harness

**Groups** (overview) Adoption Build

Client Libraries Compatibility & Specification Review

Compiler
Conformance
Core Libraries
Governing Board
HotSpot

IDE Tooling & Support Internationalization JMX Members Networking

Porters Quality Security Serviceability Vulnerability Web

**Projects** (overview, archive)

Amber Audio Engine CRaC Caciocavallo

Caciocavallo Closures Code Tools Coin Common VM

Interface Compiler Grammar

Detroit Developers' Guide Device I/O

Duke Font Scaler Galahad

Graal Graphics Rasterizer IcedTea JDK 7

JDK 8 JDK 8 Updates JDK 9

JDK (..., 21, 22) JDK Updates JavaDoc.Next

Jigsaw Kona Kulla Lambda Lanai Leyden Lilliput Locale Enhancement

Locale Enhancement Loom Memory Model Update

Metropolis Mission Control Modules

Multi-Language VM Nashorn New I/O OpenJFX Panama Penrose

Penrose Port: AArch32 Port: AArch64 Port: BSD Port: Haiku

Port: Mac OS X Port: MIPS Port: Mobile Port: PowerPC/AIX

Port: RISC-V Port: s390x Portola SCTP

Shenandoah Skara Sumatra Tiered Attribution Tsan

Type Annotations Valhalla Verona VisualVM Wakefield Zero ZGC

ORACLE

# JEP 422: Linux/RISC-V Port

Author fyang
Owner Fei Yang
Type Feature

Scope Implementation
Status Closed/Delivered

Release 19 Component hotspot

Discussion riscv dash port dash dev at openjdk dot java dot net

Effort L Duration S

Reviewed by Aleksey Shipilev Endorsed by Vladimir Kozlov
Created 2021/11/08 08:11
Updated 2023/05/12 12:47
Issue 8276797

### **Summary**

Port the JDK to Linux/RISC-V.

#### **Motivation**

RISC-V is a free and open-source RISC instruction set architecture (ISA) designed originally at the University of California, Berkeley, and now developed collaboratively under the sponsorship of RISC-V International. It is already supported by a wide range of language toolchains. With the increasing availability of RISC-V hardware, a port of the JDK would be valuable.

#### **Description**

The RISC-V ISA is actually a family of related ISAs, of which there are currently four base ISAs. Each base ISA can be configured with one or more standard extensions.

The Linux/RISC-V port will only support the RV64GV configuration of RISC-V, which is a general-purpose 64-bit ISA that includes vector instructions. In the future we may consider supporting other RISC-V configurations such as, for example, a general-purpose 32-bit configuration (RV32G).

The port will support the following HotSpot subsystems:

- The template interpreter,
- The C1 (client) JIT compiler,
- The C2 (server) JIT compiler, and
- All current mainline GCs, including ZGC and Shenandoah.

The focus of this JEP is not the porting effort itself, which is nearly complete, but rather the integration of the port into the JDK main-line repository.

Currently we have a number of trivial changes in the shared part of JDK. These are mostly #ifdefs that include the relevant platform-specific files. There are a few changes of other kinds, but again these are guarded by #ifdef RISCV. Thus, the risk to other platforms is low.

There are also changes to the build machinery of the JDK to add appropriate definitions for endianness, word size, and so on. Again, these should not affect other platforms.

The current diff between JDK mainline and RISC-V port project can be obtained by:

- \$ git clone https://github.com/openjdk/riscv-port riscv-port
- \$ cd riscv-port
- \$ git diff master..riscv-port

An automatically generated webrev for that difference is available here.

## Testing

The port passes jtreg tiers 1-4 and jcstress tests on a HiFive Unmatched development board. We also regularly carry out SPECjbb and SPECjvm benchmark tests.

Huawei Technologies, Alibaba, and Red Hat regularly build and test this port on Linux/RISC-V as well as on the currently-supported JDK platforms to ensure that no regressions are introduced which break the existing platforms.

Huawei Technologies is committed to support fully (i.e., regularly update, enhance, and test) the code introduced by this effort.

## **Risks and Assumptions**

There are potentially some issues with the availablility of RISC-V hardware for this work, but we hope that it will become widely available in the near future.

9/28/23, 5:18 PM JEP 422: Linux/RISC-V Port

© 2023 Oracle Corporation and/or its affiliates Terms of Use  $\cdot$  License: GPLv2  $\cdot$  Privacy  $\cdot$  Trademarks

https://openjdk.org/jeps/422