



Half Adder XOR AND
 ↳ 2 Bit adder.

$$Z_m(4,6) = TTM(0,1,2,3,5,7)$$




A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Sum = $A \oplus B$


Carry = AB

Already minimize &



Total 5 NAND required
 5 NOR.


#1




⊕

Full adder

↳ 3 bit Add.



Total 9 NAND or NOR.



A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\Sigma m(1, 2, 4, 7) = A \oplus B \oplus C$$

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\text{Carry} = \bar{A}B\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$


$$= \Sigma m(3, 5, 6, 7)$$

$$\star = (A \oplus B)C + AB$$

LSemi minimised

$$A B + B C + A C$$

HALF Adder



2 HALF Adder and 1 OR gate


3 HA HA₁, HA₂, HA₃ are inter-coupled, as shown below. The 4 output functions y_1, y_2, y_3, y_4 are expressed in terms of input a, b, c .

$$\textcircled{1} y_1 = (a \oplus b)C$$

$$\textcircled{2} y_2 = (a \oplus b) \oplus c$$

$$\textcircled{3} y_3 = a b \oplus c$$

$$\textcircled{4} y_4 = a (b \oplus c)$$



$$\textcircled{1} y_1, \text{Sum} = a \oplus b$$

$$\text{Carry} = a b$$


$$\textcircled{2} y_1, \text{Sum} = (a \oplus b) \oplus c$$

$$y_2, \text{Carry} = (a \oplus b)C$$

$$\textcircled{3} y_3 = (a b) \oplus c$$

$$y_4, \text{Carry} = (a b)C$$

#



- $D_0 = \bar{A}\bar{B}$
- $D_1 = \bar{A}B$
- $D_2 = A\bar{B}$
- $D_3 = AB$

1st MUX

$$I_0 = \bar{A}\bar{B} \rightarrow \bar{A}\bar{B}\bar{C}$$

$$I_1 = AB \rightarrow AB\bar{C}$$


$$\rightarrow \bar{A}\bar{B}\bar{C} + AB\bar{C}$$

$$\rightarrow \Sigma m(0, 3, 4, 7)$$

$$I_0 = \bar{A}\bar{B}$$

$$I_1 = AB \rightarrow \bar{A}B\bar{C} + AB\bar{C}$$

Half Subtractor



9 NAND or NOR

$$\text{Diff} = A_1 \oplus A_0$$

$$\text{Borrow} = \bar{A} B$$

A ₁	B	Diff	Borrow
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

2M

Full Subtractor

9 NAND or NOR


2HS + 1 OR

$$\text{Diff} = A_2 \oplus A_1 \oplus A_0$$


$$\text{Borrow} = \bar{A} B + B C + \bar{A} C$$

$$= (\bar{A} \oplus B) C + \bar{A} B$$

$$(A - B) = C$$



Serial Adder - 2 slaves + adder




$$T = n T_{FA}$$

no. of bits

parallel adder - Ripple carry adder

4 bit parallel adder



- can be made with
- (i) $(N-1) F.A + 1 H.A$
 - (ii) $N F.A$
 - (iii) $(N-1) (2 H.A + 1 O.R) + 1 H.A$
- $\rightarrow (2N-1) H.A + (N-1) O.R$

$$T_{sum} = 10s$$

$$25 \text{ sec.}$$

$$T_{carry} = 5s$$

won't cause delay

$$T = (N-1) T_{carry} +$$

$$T = (4-1) \times 5 + \max(10s, 5s)$$

$$= 3 \times 5 + 10$$

$$= 25 \text{ sec.}$$

Max of T_{sum}, T_{carry}

Case 1

Case 1

$n = 4$ $t_s = 1 \text{ ns}$ $t_c = 5 \text{ ns}$

$$T = 3 \times 5 + 5$$

2 20 ns

$$\therefore N_1 = \frac{1}{20}$$

Case 2.


$$T = 3 \times 1 + 5$$

28

$$N_2 \rightarrow \frac{1}{8}$$



$$= \frac{N_2}{N_1} = \frac{20 \text{ ns}}{8 \text{ ns}}$$

Internal diagram



$$T = (n-1) (T_{AND} + T_{OR}) + 2n T_{XOR}$$

~~#~~ Look ahead carry adder.
↳ Fastest adder.



P_i = Carry propagating term

Ex: 2 Carry generating term

$$P_1 = A_1 \oplus B_1;$$

$$S_i = P_i \oplus C_i$$

$G_i \supset A_i B_i$

$$C_{i+1} = G_i + P_i C_i$$

Expressions -

$$C_1 = C_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1$$

$$C_2 = G_1 + P_1 C_0$$

$$C_3 = G_3 + P_3 G_2 + P_3 P_1 G_0 + P_3 P_1 P_0 C_0$$

$$C_4^2 G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 \\ + P_3 P_2 P_1 P_0 G_0$$

* Total delay.

$$T = T_{XOR} + T_{AND} + T_{OR} + T_{xor}$$

$$\text{If } T_{xor} = T_{AND} = T_{OR} = T_{pd}$$

$$T = 4T_{pd}$$

Carry block delay.

$$T = T_{AND} + T_{OR}$$

No. of add gate in Carry Block.


$$= \frac{n(n+1)}{2}$$

$$= n$$

Multiplication

2 bit Multiplier.

		A_1	A_0
		B_1	B_0
G	$A_1 B_0$	$A_0 B_0$	
$A_1 B_1$	$A_0 B_1$	\times	
S_2	S_1	$A_0 B_0$	S_0
P_3	P_2	P_1	P_0



How many half adders, required for adding K bit no.

$$(K-1) \text{ FA} + 1 \text{ H.A.}$$

$$(K-1) (2 \text{ HA} + 1 \text{ OR}) + 1 \text{ H.A.}$$

$$2K - 2 \text{ HA} + 1 \text{ HA} = (2K - 1) \text{ HA}$$

Design a combinational logic circuit with input x, y, z and output A, B, C is attempted using H.S. H.A. F.S. F.A.

In Binary input 0 1 2 3 \rightarrow same output



" " " " 4 5 6 7 \rightarrow 2 less than binary input

x	y	z	A	B	C
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	1	0	0
1	1	1	1	0	1


$$A = x y \bar{z} + x y z$$

$$B = \bar{x} y \bar{z} + \bar{x} y z + x \bar{y} \bar{z} + x \bar{y} z$$


$$C = \bar{x} \bar{y} z + \bar{x} y \bar{z} + x \bar{y} \bar{z} + x y z$$




$$x \oplus y = x \bar{y} + \bar{x} y$$




★ Full adder



Subtractor



Half adder And Half Subtractor in 1.



Sequential Circuits

A circuit with feedback and memory

① Latch.

Basic memory element

② Flip-flops

③ Registers



④ Counters

Latches are level triggering
Flip flop are edge triggering


Latch

It are level triggered.

It has two output which is complement to each other



means 1.




X	Y	Q	\bar{Q}
0	0	1	1
0	1	1	0
1	0	0	1
1	1	Q	\bar{Q}

X Invalid
if not met
→ HOLD

Racing Problem / Raising Prob.


After invalid condition, propagation delay faster will change its value and the other will not change.

11 is provided. the one having



S	R	Q	\bar{Q}	
0	0	Q	\bar{Q}	HOLD
0	1	0	1	Reset
1	0	1	0	Set
1	1	X	X	


After
0 0 1
0 1 0
1 0 0
1 1 0
Toggles
0.



X	Y	Q	\bar{Q}
0	0	1	0
0	1	1	0
1	0	0	1
1	1	1	0

NAND
0 0 1
0 1 1
1 0 0
1 1 0

NOR
0 0 1
0 1 0
1 0 0
1 1 0



X	Y	Q	\bar{Q}
0	0	X	X
0	1	Q	\bar{Q}
1	0	\bar{Q}	Q
1	1	X	X


XOR
X Y
0 0 0
0 1 1
1 0 1
1 1 0

Flip Flop

- (i) Circuit Diagram
- (ii) Truth table
- (iii) Characteristic Table
- (iv) Equation
- (v) Excitation Table
- (vi) State Diagram

Q ⊕ 0 = Q
Q ⊕ 1 = \bar{Q}
Q ⊙ 0 = \bar{Q}
Q ⊙ 1 = Q

SR Flip Flop



		Clock	
S	R	Q_{n+1}	\bar{Q}_{n+1}
0	0	Q_n	\bar{Q}_n
0	1	0	1 Reset
1	0	1	0 Set
1	1	X	X




Characteristics Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
Reset 0	1	0	0
Reset 0	1	1	0
Set 1	0	0	1
Set 1	0	1	1
1	1	0	x
1	1	1	x

Eqn

$$Q_{n+1} = S + \bar{R}Q_n$$




$$Q_{n+1} = \bar{R}Q_n + S$$

Excitation Table

Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

State Diagram



JK Flip Flop

Truth table

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n → Toggle

Equation



Characteristic table


J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

same as SR


$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

Excitation table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0




Level triggered JK FF suffers from problem of RACE AROUND.



when $J=1, K=1$

① To avoid RACE AROUND problem.

increase Propagation delay $>$ pulse width.




1 time at a time.

at slave $J=1, K=1$ not possible

• Inverted clock is applied to the slave as compared to Master.

• M-S FF is used to store single bit becoz output is taken only from the slave.

D Flip Flop. Data bit.



Q.T.

D	Q _{n+1}
0	0
1	1

Characteristic T.

Not deal with previous state.

D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

$$Eq: Q_{n+1} = D$$

Excitation table

Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

State diagram



T Flip Flop. (Toggle)

T	Q _n	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

→ To Hold's Q_n
T=1 Toggle Q_n

$$Q_{n+1} = \bar{T}Q_n + T\bar{Q}_n = T \oplus Q_n$$

Excitation T.

Q _n	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

J-K Flip Flop. → Universal FF.

