


Architecture microprocessor

19/7/23

Major Components of Computer

- CPU
 - I & O
 - Memory
 - RAM (Read-write memory)
 - ROM
 - Software instruction → Software Component.
 - Group of these is called Programme.
 - Group of Programmes is called S/W or S/w applications
- Physical component (hard ware components)

Physical diagram of computer system (just basic diagram exclude MP, MC, I/O part)



- Computer is a sequential device.
- ALU & CU composed in a single chip, that is called microprocessor (By integrated circuit technology).
- Input port is a input channel where input is given, similarly output port.

Advantage of MC & MP (diff. b/w MC & MP)

diff. b/w
microcontroller -> microcontroller reduce cost & size of the system.

2) Usage of MC is simple, easy for troubleshooting & system maintaining.

3) MC are cheap & very small in size, therefore they can be embedded on any device.

Microprocessor - It The UP is that, there are general purpose electronics processing devices

which can be programmed to execute a no.

i) tasks. ii) compact size iii) High speed, iv) low power consumption, v) it is very reliable vi) it is portable vii) less heat generation, viii) it is very versatile.

Why UP is called general Processor?

A microprocessor is called general purpose computer device because it is designed to be a more flexible & versatile tool that can be programmed to perform a wide range of tasks. It is often used in personal computers, servers & other general devices. It is a CPU purpose computing on a single integrated circuit that can perform various operations based on the instructions it receives from user programs.

Embedded System (Smart Watch etc..)

It is a computer system that is a combination of Computer Processor, Computer memory & I/O peripheral devices (i.e. Software & hardware combination) that is designed for a specific function with major components of comp longer system that has a dedicated function within larger system.

4040 → 4 bit microprocessor

8080 → 8 - - - (AV = advance version)

8085 → MOS technology (used for student to produce ICs)

History of HP (just read) & microchips

Microprocessor - UP is a multipurpose, programmable, clock driven, registers based digital device that can read the instructions of memory & access data from input & process it according to the instructions & finally provide the result as output. It can do simple as well as sophisticated task so there is a word called multipurpose. It is basically sequential device.

MC → UP, but UP ≠ MC


Every MC is UP, but every UP isn't MC

Registers carry the info.

MP is a parallel device

20/7/23


8085 MP Bus Structure



Features of 8085 AP

- 1) It is an 8 bit MP
- 2) It is capable of addressing 64 KB of memory.
- 3) The data bus is 8 bit wide
- 4) The data bus of first least significant 8-bit of address, multiplexing are
- 5) The device has 40 pins, requires a single 5V power supply.
- 6) It can operate with a ~~3MHz~~ clock, not Hz
- 7) It has 16 bit address bus.
- At a time 8-bit data can be received by the processor.
- Address Data bus is bidirectional, this has only carry the info from externals (I/O, memory).
- Address bus is unidirectional; to identify or access I/O, O/P, externals etc.
- By 2 address the processor can only access 2^{24} times no. of devices generating the unique address.
- 8085 is capable of accessing 2^{16} devices or 64KB $[B = 2^{10} \text{ bytes}]$ $[2^{10} = 2^6]$

Memory = Stack of registers.



- Every register has enable lines.
- At a time only one O/P is available.

Essential of address bus

- i) It identifies the address of the location in cache or main memory that is to be read from or written to.
 - ii) It carries source or destination address of data, i.e. where to store or from where to retrieve the data.
 - iii) It is unidirectional.
 - iv) Width determines the amount of memory a system can address.
- why address bus is double of data bus

While it is used to be a common practice for the address bus to be double the size of the data bus in early MPs, modern computers systems can have various configuration & the relationship b/w the 2 buses isn't fixed. However, it all depends on the

specific design & requirements of computer systems. However, the size of the address bus is primarily determined by the amount of memory the system needs to address while the size of the data bus is determined by the data width that the CPU can handle efficiently. Ex - an 8-bit MP might have had 8-bit data & a 16-bit ALU. This meant that the CPU could directly address up to 2^{16} of memory [16 bits]. Contrarily, the total structure of the processor. It can be RD, WR, ALU, etc.

The C.S. definitely generates by executing the instruction by processor.

Why 8085 MP is 8-bit MP (as ALU structure of 8-bit) ALU is of 8-bit that's why nib is of 8-bits).

As 8085 processor has 8-bit ALU. Its data bus is 8-bit wide & hence 8 bits of data can be transmitted in parallel form or to the MP.


2 nibs to address 2¹⁶ bits = 65536

* memory size of 65536 bits
address 2¹⁶ bits = 65536 bits
2¹⁶ bits = 2¹⁶ nibs = 2¹⁶ bits = 65536 bits
memory size = 2¹⁶ bits = 65536 bits
nib = 4 bits
2¹⁶ nibs = 2¹⁶ * 4 bits = 65536 * 4 bits = 262144 bits

Chw
Prdp (Software model)
Programming model of 8085 MP

26/9/23


Accumulator (A)	Flags
B	C
D	E
H	L
Stack pointers	
Program Counter	



[AC = Special type of register (8-bit size)
B, C, D, E, H, L = general purpose registers (size=8-bit)
This 7 registers are used by users for programming purpose.
So this 7 registers are called programmable registers]

[Reg. Pair B (B-C), D (D-E), H (H-L)]
This pair should always be capable of storing address (16-bit)
[Reg. Pair should not be paired with another pair]
[Reg. Pair should not be paired with another pair]

Prdp Hardware model of 8085 MP




model - Conceptual representation of a local object. There are 2 types of model : hardware & software model.

Accumulator (And why it is special) - It is a type of registers included in a CPU that acts as a temporary storage location which holds an intermediate value in mathematical & logical calculations. It is used as a default destination for most arithmetic & logic instructions which simplifies programming. So it is called special purpose register. [It can be used as both source of destination of the result.]

General Purpose Registers (only Stone theory) They are extra registers that are present in the CPU & are utilized any time data or a memory location is required. These registers are used for storing address & pointers. [These are mainly used for holding the following - i) OPC words for logical & arithmetic operations. ii) Operands for address calculation iii) memory pointers] There are 3 types of general purpose registers - Data, Pointer, Index

Flag - pre ~~from~~ ~~Set~~ ~~Reset~~ ~~Flags~~
A chain of 8 flip flops. This FF basically set according to the result.



In 8085 there are 5 no. of flags.

Algorithm term of binary val of X.

Carry flag is set after 8 bit

If the result is more than

8 bit (for add)

For this, CY = 1

The content of acc is even, then P = 1

If

For this, P = 1 (If it is odd, P = 0)

If there is a '1' after lower 4 bit that for this, AC = 0 ($: 0 \text{ to } 0$) time 'Ac' flag will be set set so, the 'Ac' will be 0

At BCD the 'Ac' basically used as internal.

MP doesn't understand the BCD, it only understand the 'H'.

H to BCD conversion.

MP easily convert binary

Value to BCD value (Decimal Adjust with Accumulators)

If the Ac content is '0' then

will set, here Z = 0

$$\begin{array}{r} 1111 \\ + 010001 \\ \hline 1000001 \end{array}$$

carry
13A

$$\begin{array}{r} 1111 \\ + 010001 \\ \hline 1000001 \end{array}$$

$$\begin{array}{r} 1111 \\ + 010001 \\ \hline 1000001 \end{array}$$

$$(11E)_H \xrightarrow{\text{BCD}} (184)_D$$

$$+ 100001110$$

$$\xrightarrow{\text{Addition in MP}} 100011110$$

$$\xrightarrow{\text{Adjust with Acc}} 10110$$

$$\xrightarrow{\text{Accumulator}} 10110$$

$$\xrightarrow{\text{Add rest in BCD}} 1900000000$$

$$\xrightarrow{\text{Accumulator}} 0184$$

- We use unsigned no. to increase the length of AC. Last content = 0, sign flag = 0 (pos 1), sign flag = 1 (neg)

But when we use the unsigned no., this will be neglected/eliminated.

PC - 16 bit register. It holds the address of the instruction what/that is to be executed. It basically maintains the sequence of the execution. It is a register in a computer's processor that contains the address (location) of the instruction being executed at the current time/immediately. It is a special purpose reg.

SP (Stack Pointer) - [16 bit register] It holds the address of the instruction.

It basically holds the top location/address of the RAM (that is used for temporary data storage). It is a small reg. that stores the memory address of the last data element added to the stack or in some cases, the first available address in the stack.] //

(a) The Stack Pointer is also a 16-bit register used as a memory pointer. It points to a memory location (in R/W memory) called the stack. The beginning of the stack is defined by loading 16-bit

address in the stack pointer. It is always incremented/decremented by 2 during push & pop operation.

• To end the prog. we use HALT, RST etc. • Memory assigned with the help of the address bus for this this 2 reg. are of 16-bit (SBPC).

Instruction register (IR) - It is a 8-bit reg.

It holds the operational codes for registers. It is the part of a CPU's control unit that holds the instructions to be currently being executed or decoded. [It is also a special purpose register. It is not accessible to the programmer. i.e. there are no instructions by which the programmers can load it with values of his choice.] //

• 256 instruction

opcode
also called
(Command)
(8bit)



operand
(data)

when operand isn't present
then opcode is itself
an instruction, otherwise
the operand.

opcode basically indicate how
to execute the operation


• MOV C A ← source reg.
(D) destination reg. → 4 (corresponding
states value.)

• ADD I D




^{To the external devices}
AB, DB, CB are not directly connected,
they all are connected by buffer.

This is buffer (very imp device)



- i) logic 0 state (often $i/p=0$, $ctrl=Parity\neq 0$)
- ii) logic 1 state ($i/p=1$, $ctrl=0$)
- iii) High impedance state (If it is a very imp state) [Often appropriate Ctrl Signal doesn't enter control bubble, then high impedance will generate]
- Control signal enables the particular buffers to connect with registers.



Funct of address line

- i) Used by CPU to fetch data (Read Data) from the memory location of the main memory.
- ii) The CPU sends the address of the memory location, on the Address bus.

iii) The data in that memory location is sent on the data bus back to CPU. //

Buffer - Buffer is a temporary storage area, usually a block in memory, in which items are placed, while waiting to be transferred from an input device or to an output device. It is mostly used for I/O processes. As an example if you want to print a long document you would not want your CPU waiting around asking your printer "Are you ready for another paragraph?" Instead, CPU will fill a memory buffer with document's data, instruct printer to print buffer contents, and go back to its other business. //

function - i) It is used to compensate for difference in speed between two processes that exchange or use data.

ii) It is an area of RAM

iii) It is mostly used for I/O processes

i) It holds data for advance processing

v) It is used to store data temporarily before using them.

vii) It doesn't increase accessing time.

viii) Streaming music or streaming video is example of buffer

- At a time 1 device will be controlled by the control bus & the working will happen correspondingly.

8085 MP - the 8085 MP is an 8-bit MP that was developed by Intel in the mid-1970s. The architecture of the 8085 MP consists of several key components, including the AC, registers, PC, SP, instruction register, flags register, data bus, address bus & control bus. The AC is an 8-bit register that is used to store arithmetic & logic results. It is the most commonly used register in the 8085 MP & used to perform arithmetic & logical operations such as add, subtract etc (bitwise operations also).

It has 6 general purpose reg. including B, CD, D, H, & L which can be combined to form 16-bit registers pairs. The B & C registers can be combined to form BC registers pair & thereby all of remaining 4 registers can be combined into DE & HL. These registers pairs are commonly used

to store memory address & other data. The PC is of 16-bit that contains the memory address of the next instruction to be executed. It is incremented after each instruction is executed.

The SP is a 16-bit register that is used to manage the stack. The SP is used to keep track of the top of the stack.

The instruction register is an 8-bit register that contains the current instruction being executed. It is used by MP to decode & execute instructions.

The flags register is an 8-bit register that contains status flags that indicate the result of an arithmetic or logical operation.

It has address, data & control bus.
ALU - It is used to perform mathematical operations like addition, multiplication, subtraction, division etc. Different operations are carried out in ALU: logical, bit-shifting & arithmetic operations.

Flag register - It is a 8-bit register that stores 0 or 1 depending upon which value is stored in the accumulator. Here 5-bits are imp & rest of 3-bits are 'don't care conditions'. It is a dynamic register as it checks whether the

result is 0, positive or neg, whether there is any overflow occurred or not or for comparison of 2 8-bit numbers carry flag is checked.] we can say that flag register

is a status register & it is used to check the status of the current operation which is being carried out by ALU (i.e. it is used to verify (check the results of the operations) diff. fields of flag reg.)

✓ Carry flag - It is set when an arithmetic operation generates a carry.

ii) Zero flag - It is set when the result of an arithmetic or logical operation is '0'.

iii) Sign flag - The sign flag is set when the result of an arithmetic or logical operation is negative.

✓ Parity flag - It is set when the result of an arithmetic or logical operation has an even number of 1 bits.

✓ Auxiliary carry flag - It is also known as half carry flag. It indicates when a carry or borrow has been generated out of the least significant four bits of the accumulator register following the execution of an arithmetic instruction. It is primarily used in decimal (BCD) arithmetic instructions.

⑩ Flag structure of 8085 CPU [Ans] ~~Ans~~ ~~Ans~~

Temporary Register - A temp reg is the only registers that can be read & written more than once in a single instruction. Each temp register has single-write & triple-read access. Therefore, an instruction can have as many as three temporary registers in its set of input source operands.]

ALD (Analog to digital converter) - [It stands for automatic deposition. Its deposition is a technique capable of depositing a variety of thin film materials from the vapor phase].

Interrupt Control ⑪ It is the method of creating a temporary halt during program execution and allows peripheral devices to access the microprocessor.

⑫ [An interrupt is a signal emitted by hardware or software when a process or an event needs immediate attention. It alerts the processor to a high priority process requiring interruption of the current working process.]

Timing & Control Unit - It is also used to control the operations performed by the microprocessor and the devices connected to it. There are certain timing & control signals like control signals, DMA etc.

Address Bus - It is a group of conducting wires which carries address only. Address bus is unidirectional because data flow is one directional, from MP to memory or vice versa from MP to I/O devices. It is of 16-bits.

Data Bus - Data bus carries data in binary form between microprocessors and other external units such as memory. It is used to transmit data i.e. information results of arithmetic etc. between memory & the MP. Data bus is bidirectional in nature. The data bus width of 8085 MP is 8-bit.

Control Bus - The Control bus is bidirectional & assists the CPU in synchronizing control signals.

I/O (internal devices & external components). It is comprised

of interrupt lines, byte enable lines, R/W signals & status lines.

Memory - It is the electronic holding place for the instructions & data. A computer needs to reach quickly. It's where information is stored for immediate use. Memory is one of the basic functions of a computer, because without it, a computer would not able to function properly.

CPU - A central processing unit, also called a central processor, main processor or just processor, is the electronic circuiting device that executes instructions comprising a computer's program. The CPU ~~basic~~ performs basic arithmetic logic, controlling I/O operations specified by the instruction in the program.

ALU - It stands for arithmetic logic unit. It is a key component of a computer's central processing unit. The ALU performs all arithmetic & logic operations that must be performed on instruction words. The ALU is split into 2 parts in some MP architectures: the AU & LU.

CPU - It stands for Control unit. It is a circuitry within a computer's processor that directs all operations. It instructs the memory, logic unit, and both output & input devices of the computer on how to respond to the program's instructions.

Address decoder - It is commonly used component in microelectronics that is used to select memory cells in randomly addressable memory (RAM) devices. [Such a memory cell consists of a fixed number of memory elements or bits.] The address decoder is connected to an address bus & reads the address stored there.

Instruction register decoder - [It decodes the information present in the instruction register.] It identifies the instructions. It takes the info from instruction register & decodes the instruction to be performed.

Memory pointer register - It is also known as memory address register (MAR). It holds the address of the location to be accessed from memory. It stores the address / location of the program / instruction that is getting to be fetched.

Register array - It consists of registers identified by letters like B, C, D, E, H, L & accumulators.

Internal Bus - It is also known as internal data bus, memory bus, system bus or front-side bus, connects all the internal components of a computer, such as CPU and memory, to the motherboard. These are also referred to as local buses, as they are connected to local devices.

OP code - It is a collection of bits that represents the basic operations including add, subtract, mul, complement etc.

Operand - It is an object that is operated on by an operator. They can be decimal, single & double in data types.

Tri-state buffer - In digital electronics, a tri-state or three state buffer is a type of digital buffer that has 3 stable states; a high output state, a low output state & a high-impedance state. It is an integrated circuit that connects multiple data sources to a single bus. It has 3 states -

i) logic 0 & ii) logic 1 state - As in a conventional gate, 0 and 1 are two states.


iii) High-impedance state - It behaves like an open circuit. If O/P is not connected, then there is no logical significance. When the Control I/P is 0, the O/P is disabled & the gate will be in a high impedance state.

①

2/8/23


Chu

Functional block diagram of 8085 CPU




Function of SP, PC - Done

- W & Z are called temporary registers b/c because it is used temporarily.




Instruction - It contains opcode & operand



• LD A @ 0000

Not the data, it is the address of the data



The function of SP -

i) It points to the location of the top of stack.

ii) It is used to keep track of the current location in the stack, & it is updated as data is pushed onto or popped off of the stack.

iii) It is used by CPU to know where to return to after a function call so that the program can continue executing where it left off. (That's why


Stack is used for recursion.

Function of PC

- i) It keeps track of the address of which instruction is currently executing
- ii) The machine program is stored in memory at address 0.
- iii) When a sequence of instructions are being executed the program counters will be incremented to point at the next instruction.

Instruction - An instruction is a binary pattern designed inside the MP to perform a specific function. In other words it is actually a command to the MP to perform a given task on specified data. The entire group of instructions is called instruction set.

Instruction contains of code & operand.



• [INTA, HLDA, RESET OUT → acknowledgement signals]

• total pin = 40


Address bus - 16 bit (Unidirectional)

→ Higher order address bus [A₈-A₁₅]

→ Lower order address bus [A₈-A₇]


Data bus - 8 bit (it multiplexes with lower address)

\rightarrow AD₀-AD₇ (time sharing multiplexing)





Time sharing multiplexing

for few time (1 clock period) the AD₀-AD₇ are used as address bus after that it is used as data bus (A₈-A₁₅)



ALE = Address latch enable (positive going pulse that generates every time when CPU starts its operation) (starts its operation when it's tasks)



Let say after t₁, O/P has no change so O/P →

(i.e. O/P also will not receive any changes)
So it will disappear (O/P will disappear, but it will not be deleted, it will be held by memory, if the O/P change the, no O/P will not be deleted (it will last for lifetime), it will be overwritten by next memory).

In function of the ALE

[It stands for address latch enable. It is used to enable or disable the address bus, the address bus will be enabled during the 1st clock cycle as the ALE pin goes high that is logic '1' during the 1st half cycle.

It demultiplexed the multiplexed address/data, addressl status & BHE / S7 bus as a output signal.]

ALE If is an address latch enable signal.
If it gives high during first T state of (clock)

a machine cycle & enables the lower 8-bits of the address, if its value is 1 otherwise data bus is activated.
 [$I_{O/M}$ - it is a status signal which determines whether the address is for input-output or memory.]]

Moreover, it is an address latch enable signal. If goes high during first state of a machine cycle it enables the lower 8-bits of address, if its value is 1 otherwise data bus is activated.
 [$I_{O/M}$, if the sig. = 0, the address of address bus is used for memory & when sig. = 1, the address of address bus ($I_{O/M}$) is used for input output.]]

		Operation
S ₁	S ₀	
0	0	HOLD operation
0	1	Write
1	0	Read
1	1	Fetch

• When $I_{O/M} = 0$, & S₁, S₀ = 00 \rightarrow " $I_{O/M}$ is write for memory
 • When $I_{O/M} = 1$, & S₁, S₀ = 01 \rightarrow " $I_{O/M}$ is write for memory
 Read from the memory \rightarrow $I_{O/M} = 0$, RD = 0
 [$I_{O/M}$ will be always = 0]]

~~for pin out signals~~
The applied time of $I_{O/M}$ to SID (when they are applied) - Address & Data Bus, one control & status signal.
 In intel 4040 I/O & memory operations are differentiated by $I_{O/M}$ status signal. $I_{O/M}$ stands for 'Input-output/memory'. When $I_{O/M}$ is logic 0, it means that the address sent out by the processor is for addressing a memory location. When $I_{O/M}$ is logic 1, it means that the address sent out by the processor is for addressing an I/O input port (ALE-one)]

S₁, S₀ - These are status signals. They distinguish the various types of operations such as halt, reading, instruction fetching or writing. ORPMA

R_P - It is a signal to control R&T operation - when it is low(0) the selected memory or input-output device is read.

WR - It is a signal to control WRITE operation. When it goes low, the data on the data bus is written into the selected memory or I/O location.

READY - It senses whether a peripheral is ready to transfer data or not. If READY is high(1) the peripheral is ready - if it is slow (low(0)) the I/O waits till it goes high. It is useful for interfacing low speed devices. Power supply & clock frequency]

Ideal square wave signal when
on time = off time.





$$\begin{aligned} T_c &= t_c + t_o \\ \frac{1}{f} &= t_c + t_o \\ \frac{1}{f} &= \frac{1}{f_c} + \frac{1}{f_c} \\ \frac{1}{f} &= \frac{2}{f_c} \\ f_c &= 2f \end{aligned}$$

$$T = T_c + t_o$$

$$\frac{1}{f} = \frac{1}{f_c} + \frac{1}{f_c}$$

Crystal frequency - Internally 8085
works with a frequency of 3MHz
internally with clock frequency (this is f_c)
Hence a crystal of frequency of
6MHz crystal gets connected between
 X_1 & X_2 : Every operation in the
entire 8085 system occurs with
the given synchronization process
with the clock. These are

available with a range of standard
resonant frequencies from about 10kHz
to 100MHz.



$$\begin{aligned} T &= f + t \\ &= 2t \\ f &= \frac{1}{2f_c} \\ &= \frac{1}{2 \times 6} = \frac{1}{12} \text{ MHz} \end{aligned}$$

~~Half of the crystal signal~~

Q1 A 4017 basically operated at 3MHz
clk signal - what will be the crystal frequency?

$$\begin{aligned} \text{Ans: } f &= \frac{1}{2} f_c \\ f_c &= 2f \\ &= 2 \times 3 = 6 \text{ MHz} \end{aligned}$$

DC = On time
(on + off) time

50% on time is most necessary for an
recurrence of signal
ideal signal.

Interrupts (emergency operation) - TRAP,

RST 7.5, RST 6.5, RST 5.5, INTR. This
are performed at emergency situation.

When CPU receive emergency operation
it will suspend it's main programme.
INTR (Interrupt-done) → that part of
the process is asynchronous. An
interrupt is considered to be an
emergency signal that may be serviced.
The CPU may respond to it asap.

xii) X₁, X₂ - A crystal they are
used to set frequency of the internal
clock generators. A crystal is connected at this
2 pins

xiii) Vcc(supply) - It is used to supply
power/voltage.

xiv) GND - It is ground reference.
It is connected to ground - 0V.
Power supply.

- INTR is a nonvector interrupt interrupt
- FNTA is the acknowledgement signal of INTR.
- DMA = Direct memory access.
- HOLD is used to make the CPU know that another external device is using the CPU for DMA in CPU address & data bus.
- HLDA (Hold acknowledgement) - By it the CPU can know that from where the DMA is performing or performed already.

Functions of TRAP to GND -

Interrupt initiated signal
ISTRAP - It is a both level & posi it makes
a low to high transition & remains high
until it is acknowledged.

RST - RST : RESET INTERRUPT: this
function signal is used to interrupt
the CPU. EX - RST 6.5, when an interrupt
is recognized the next instruction is
executed from a fixed location of the
memory i.e $6.5 \times 8 = 0034$ H.

INTR - The Interrupt Request (INTR)
Pin is used to request the CPU to
stop its current operation & service
an interrupt request from an external
device.

iv) INTA - It is an interrupt acknowledgement signal. A MP interrupt acknowledgement sent after INTB is received.

v) HOLD - It indicates that another device is refusing the use of the address & data bus. It determines whether new graphics objects are added to the graph or replace objects in the graph.

vi) HALT ALDA - It is HOLD acknowledge. It indicates that the CPU has received the HOLD request and it will relinquish the bus in the next CLK cycle.

vii) RESET IN - When the signal on this pin is low(0), the Program Counter(PC) is set to '0', the buses are tri-stated & the MP unit is reset.

viii) RESET OUT - It is used to reset all the connected devices when the MP is reset.

ix) READY - It is used to synchronize the operation of the MP with the external memory or input/output devices.

x) CLK OUT - This signal is used as the system clock for devices connected with the MP.

PRO

(Ch (many months by us)) Instruction of 8085 MP

10/8/23

The instruction • Instruction

that break the
ins. (not consecutive)
are called branching
ins.
→ Data transfer instruction
→ Arithmetic & logical
instruction
→ Branching instruction
→ machine control
instruction (NOP)

This ins. basically
control the machine & control that operation
for which the operations may take not
delay.

• Instruction (according to length)

→ 1 byte ins(8-bit ins) [Ex - MOV A, 13]
(length of ins) [At least 1 byte is required]

→ 2 byte ins. (16-bit ins.) [At least 2 consecutive registers are returned]

→ 3 byte ins. (24-bit) [Ex - MVI A, #00]


(3 consecutive reg. are required for storing ins. in memory) [Ex - LDA 3000]
[8 bit 16 bit]

• We always store the ins. at Ram. & Rom.


signal on this
logic counters (PC)
use serial bus now
serial D/o PRTS

- Instruction (accepting to
→ 1 byte i.e. 8-bit)

i) SIP & SOD - SIP is a data line for
serial input whereas as SOD is a
data line for serial output.



connect



we always store the ins

acknowledgement
has received
d. it + when
it acknowledgement

for which the operation needs
delay.

on (according to length)

one micro signal now A
beg.

i) INTR - It is an interrupt

ii) INTA - It is an interrupt sent by the UP after INTR is received.

Reset Signals

iii) RESET IN - when the signal on this pin is

low(0), the Program Counter is set to 0,
the buses are tristated & the UP wait is

devices.

is used as
devices connected

• we always store the ins. at RA



Function of RAM - It is used to store temporary information for limited time. It can be directly accessed by the processor.

- i) It is volatile in nature as it automatically erased when computer shutdown.
- ii) It stores data in MBS.
- iii) Its data can be read, erased or modified.

Function of Rom


- i) It stores data permanently.
- ii) Here data remains even after power supply isn't present. (Non volatile)
- iii) Rom data is read only.
- iv) It is used to store data that is needed to bootstrap the computer.
- v) It stores data in ABS.

Machine code - (uncountable noun) It is a way of expressing instructions and information in the form of numbers which can be understood by a computer or microchip. It is also known as machine language.



- B, C, D, E, H, L, A, M = memory
- HL value is basically used for the address of memory registers (by default).
- Before using the M, initialize the value of HL (why?)

Assembler



Assembler - It is a software that converts an assembly language code to machine code. It takes basic commands & conver

- puts them into binary code that CPU can use to perform basic operations. It is also named as compiler of assembly language.

Mnemonics - A mnemonic is a term symbol or name used to define or specify a computing function. Mnemonics are used in computing to provide users with a mechanism to quickly access a function, service or process by passing the actual more lengthy method used to perform as (Data transfer instruction) achieve it.

① MOV → copy from source to destination

General format

MOV Rd, Rs

(When a no. that is variable (not fixed) move to the destination)

Source registers

destination } they are

any one of

memory or

Programmable

Registers

Ex-

① MOV A, B

A = 35H

B = 90H

} Before executing

A = 90H

} After executing

B = 90H

Size of this instruction: 1 byte

Type of operand is = B

No values, only consists of alphabets
then its size = 1 byte

② MOV M, A

A = 35 (Before execution) A = 35

HL M

50 00 22 H 5000

A = 22 (After execution) if, mov m, A

<A> M

③ MVI → move immediate 8 bit data.
(When a fixed no. move to the destination)

General format - [MVI Rd, 8 bits]

This is 2 byte ins. as itself 8-bit is
a 1 byte & Rd = 1 byte.

Eg - MVI A, 50

(A) = 50

MVI M 50

Giving address/value (Content to HL → MVI HL, 50
MVI HL, 00
(5000 is the address of the memory, if nothing is defined at HL, then it will automatically take the garbage values, so we have to initialize / define it.)

④ LXI LXI → Load immediate 16 bit value

General format - LXI Registers pair, 16-bit value

(16-bit value will directly transfer to the destination). It is used to initialize a memory. HL is pointers

E.g - LXI H/B/D 50 00
(50 00 → lower content)
(Higher content)

~~(9)~~ LDA → load accumulator direct
general format - LDA 16 bit address

It loads the content of the memory whose address is given in the instruction from the accumulation. Address of the memory beg is directly given in the ins.

Eg - LDA 3000H \Rightarrow ~~3000~~ 3000

~~(10)~~ STA → store accumulator direct
General format - STA 16 bit address

It stores the address of the memory. The storing address is given directly to the instruction

Eg - STA 3000H \Rightarrow ~~32~~ 3000

① Write a program to store 20ff in ac. Then transfer its content to reg C & to memory location 8500H using direct addressing. Also transfers the content # of reg C to memory location 8600H using indirect + approach.

MOV M, C

memory address	mnemonics	Remarks
3000H	MVI A, 30H (2 byte ins.)	$\langle A \rangle \leftarrow 30H$
3002H	MOV C, A (1 byte ins.)	$\langle C \rangle \leftarrow \langle A \rangle$
3003H	STA 8500H (3 byte ins.)	$\langle A \rangle \rightarrow (8500)H$ ← address
3006H	LXI H, 8600H (as there is no ins so we have to give HL)	$\langle HL \rangle \leftarrow (8600)H$ ← this is not address H is value
3009H	MOV M, C	$\langle HL \rangle \leftarrow \langle C \rangle$ ← as the value of 8600 is address to know
300AH	RST 1/HALT	END

12 marks format (General)

→ we are doing this step as far as we can't use STA, we have use 2 byte ins. But if doing this we can there may be EX - (2) format a chance that we

No need are sending them at the incorrect location rather than 8600. So

1st before that we have to load that location 8600 at the memory, i.e. we

As we know that HL value is basically used as address of memory register by default. & as we have to do it by indirect approach we are using LXI H, 8600 for reg HL. At next line we move C's content to memory using 16 bit address

As the memory address is by default 16 bits
address now.

Address	Memory Content
1000000000000000	100000
1000000000000001	110000
1000000000000010	111000
1000000000000011	110000
1000000000000100	100000
1000000000000101	100000
1000000000000110	100000
1000000000000111	100000
1000000000001000	100000
1000000000001001	100000
1000000000001010	100000
1000000000001011	100000
1000000000001100	100000
1000000000001101	100000
1000000000001110	100000
1000000000001111	100000
1000000000010000	100000
1000000000010001	100000
1000000000010010	100000
1000000000010011	100000
1000000000010100	100000
1000000000010101	100000
1000000000010110	100000
1000000000010111	100000
1000000000011000	100000
1000000000011001	100000
1000000000011010	100000
1000000000011011	100000
1000000000011100	100000
1000000000011101	100000
1000000000011110	100000
1000000000011111	100000
1000000000100000	100000
1000000000100001	100000
1000000000100010	100000
1000000000100011	100000
1000000000100100	100000
1000000000100101	100000
1000000000100110	100000
1000000000100111	100000
1000000000101000	100000
1000000000101001	100000
1000000000101010	100000
1000000000101011	100000
1000000000101100	100000
1000000000101101	100000
1000000000101110	100000
1000000000101111	100000
1000000000110000	100000
1000000000110001	100000
1000000000110010	100000
1000000000110011	100000
1000000000110100	100000
1000000000110101	100000
1000000000110110	100000
1000000000110111	100000
1000000000111000	100000
1000000000111001	100000
1000000000111010	100000
1000000000111011	100000
1000000000111100	100000
1000000000111101	100000
1000000000111110	100000
1000000000111111	100000
1000000001000000	100000
1000000001000001	100000
1000000001000010	100000
1000000001000011	100000
1000000001000100	100000
1000000001000101	100000
1000000001000110	100000
1000000001000111	100000
1000000001001000	100000
1000000001001001	100000
1000000001001010	100000
1000000001001011	100000
1000000001001100	100000
1000000001001101	100000
1000000001001110	100000
1000000001001111	100000
1000000001010000	100000
1000000001010001	100000
1000000001010010	100000
1000000001010011	100000
1000000001010100	100000
1000000001010101	100000
1000000001010110	100000
1000000001010111	100000
1000000001011000	100000
1000000001011001	100000
1000000001011010	100000
1000000001011011	100000
1000000001011100	100000
1000000001011101	100000
1000000001011110	100000
1000000001011111	100000
1000000001100000	100000
1000000001100001	100000
1000000001100010	100000
1000000001100011	100000
1000000001100100	100000
1000000001100101	100000
1000000001100110	100000
1000000001100111	100000
1000000001101000	100000
1000000001101001	100000
1000000001101010	100000
1000000001101011	100000
1000000001101100	100000
1000000001101101	100000
1000000001101110	100000
1000000001101111	100000
1000000001110000	100000
1000000001110001	100000
1000000001110010	100000
1000000001110011	100000
1000000001110100	100000
1000000001110101	100000
1000000001110110	100000
1000000001110111	100000
1000000001111000	100000
1000000001111001	100000
1000000001111010	100000
1000000001111011	100000
1000000001111100	100000
1000000001111101	100000
1000000001111110	100000
1000000001111111	100000
1000000001000000	100000
1000000001000001	100000
1000000001000010	100000
1000000001000011	100000
1000000001000100	100000
1000000001000101	100000
1000000001000110	100000
1000000001000111	100000
1000000001001000	100000
1000000001001001	100000
1000000001001010	100000
1000000001001011	100000
1000000001001100	100000
1000000001001101	100000
1000000001001110	100000
1000000001001111	100000
1000000001010000	100000
1000000001010001	100000
1000000001010010	100000
1000000001010011	100000
1000000001010100	100000
1000000001010101	100000
1000000001010110	100000
1000000001010111	100000
1000000001011000	100000
1000000001011001	100000
1000000001011010	100000
1000000001011011	100000
1000000001011100	100000
1000000001011101	100000
1000000001011110	100000
1000000001011111	100000
1000000001100000	100000
1000000001100001	100000
1000000001100010	100000
1000000001100011	100000
1000000001100100	100000
1000000001100101	100000
1000000001100110	100000
1000000001100111	100000
1000000001101000	100000
1000000001101001	100000
1000000001101010	100000
1000000001101011	100000
1000000001101100	100000
1000000001101101	100000
1000000001101110	100000
1000000001101111	100000
1000000001110000	100000
1000000001110001	100000
1000000001110010	100000
1000000001110011	100000
1000000001110100	100000
1000000001110101	100000
1000000001110110	100000
1000000001110111	100000
1000000001111000	100000
1000000001111001	100000
1000000001111010	100000
1000000001111011	100000
1000000001111100	100000
1000000001111101	100000
1000000001111110	100000
1000000001111111	100000
1000000001000000	100000
1000000001000001	100000
1000000001000010	100000
1000000001000011	100000
1000000001000100	100000
1000000001000101	100000
1000000001000110	100000
1000000001000111	100000
1000000001001000	100000
1000000001001001	100000
1000000001001010	100000
1000000001001011	100000
1000000001001100	100000
1000000001001101	100000
1000000001001110	100000
1000000001001111	100000
1000000001010000	100000
1000000001010001	100000
1000000001010010	100000
1000000001010011	100000
1000000001010100	100000
1000000001010101	100000
1000000001010110	100000
1000000001010111	100000
1000000001011000	100000
1000000001011001	100000
1000000001011010	100000
1000000001011011	100000
1000000001011100	100000
1000000001011101	100000
1000000001011110	100000
1000000001011111	100000
1000000001100000	100000
1000000001100001	100000
1000000001100010	100000
1000000001100011	100000
1000000001100100	100000
1000000001100101	100000
1000000001100110	100000
1000000001100111	100000
1000000001101000	100000
1000000001101001	100000
1000000001101010	100000
1000000001101011	100000
1000000001101100	100000
1000000001101101	100000
1000000001101110	100000
1000000001101111	100000
1000000001110000	100000
1000000001110001	100000
1000000001110010	100000
1000000001110011	100000
1000000001110100	100000
1000000001110101	100000
1000000001110110	100000
1000000001110111	100000
1000000001111000	100000
1000000001111001	100000
1000000001111010	100000
1000000001111011	100000
1000000001111100	100000
1000000001111101	100000
1000000001111110	100000
1000000001111111	100000

Higher order address bus

The 8085 has 8 pins dedicated to higher order address A15-A8. These pins are used to connect higher order address bus. [These pins generate output signals i.e. the bus is unidirectional.]

Multiplexed address & data bus

The multiplexed address & data bus is the bus configuration that's address pins are shared with data signal. [By using the shared pins, total pin count is reduced compared to conventional products that use a separate address and data bus configuration.]


Lower order address bus

The signal lines AD7 to AD0 are bidirectional & they serve as dual purpose. They are used as the low-order address bus as well as the data bus. [In executing an instruction, during the earlier part of the cycle, these lines are used as the low-order address bus.]

Time sharing multiplexing

technique. Specifically, it breaks up the time you have available into a stream of fixed-sized slots, and distributes those slots among the various activities that need to be accomplished.

Demultiplexing (D/MUX) - The demultiplexer is a combinational logic circuit designed to switch one common input line to one of several separate output lines. [The data distributor, known more commonly as the demultiplexer or Demux' for short, is the exact opposite of the multiplexer.]



Latch - A latch is an electronic device that changes its output immediately on the basis of the applied input. One can use it to store either 0 or 1 at a specified time. A latch contains two inputs - SET & RESET, and it has also 2 outputs. It is a flip flop but it hasn't any CLK or signal. This is the diff.

between flip-flop & latch. [It has enable lines] signal that is a positive going pulse generated when a new operation is started by MP.] //

Crystal frequency (C.R.F.) - It is a crystal

Oscillator is an electronic electric oscillator type ckt that uses a piezoelectric resonator, a crystal, as its frequency-determining element.

Toggle - A toggle, in general computing is a switch between one setting and another. The term implies that it is a switch that has only two outcomes: A or B are on or off.

Data transfer instruction - The data transfer instructions moves data between memory and the general-purpose & segment registers & perform operations such as conditional moves, stack access & data conversion.

Arithmetic & logical instruction - All of

The arithmetic instructions include addition, subtraction, multiplication, division, comparison, negation, increment & decrement. The logical instructions include AND, OR, Exclusive-OR, NOT, shifts etc.

Branching instruction - These referring to the act of switching execution to a different instruction sequence as a result of executing a branch instruction. The three types of branching instructions are: jump (conditional & unconditional) [call (unconditional & conditional)]. These is used to implement control flow in program's loops & conditionals (i.e., executing a particular sequence of instructions only if certain conditions are satisfied).

Machine control instruction (NOP) - They have specific features that affect the MP's operations. [They control the bus usage and execution machine control instructions in 8085]

Opcode	Opand	Explanation of instruction
NOP	none	No operation
HLT	none	Halt & enter wait state
// DI	none	Disable interrupts

// EI. name Enable interrupts

1-byte instruction - A one-byte instruction includes a opcode and a operand in the same byte. [Operands] are internal registers and are in the instruction in form of codes. If there is no numerical present in the instruction then that instruction will be of 1-byte, for ex., C, A, RAL, ADD etc.

2-byte instruction - It is the type of instruction in which the 1st 8-bits indicates the opcode and the next 8 bits indicates the operand. [Ex - L: Task - Load the hex decimal data 3FH in the A] 2-byte ins. the 1-byte is used to specify the OpCode and 2nd byte is used for an operand which can be DATA or an 8-bit address. Ex - MVI B, 05. machine code = 06, 05

3-byte instruction - It is the type of instruction in which the first 8 bits indicates the opcode & the next two bytes specify the 16-bit address. The low-order address is represented in second byte & the high order-address



is represented in the 3rd byte. Ex-
implied LDA etc.

16/8/23

(Ans)
(Data transfer ins)

1. LDAX : Load accumulator indirect
2. STAX : Store accumulator indirect
3. LHLD : Load HL reg pair direct
4. SHLD : Store HL register pair direct
5. XCHG : Exchange the HL content with DE

16/8/23 LDAX reg Pair



Same meaning
the m address
will be given

• Why LDAX is invalid in HL



Note that LDAX H is not provided in 8085 instruction

[H/L = B/C]
provided in 8085 instruction set. This is because LDAX H is

the same as MOV A, M in its function

[LDAX B & LDAX D are the instructions available but ins. like LDBX rp, LDCH rp]

2) STAX reg pair



m means HL
[m ≈ HL]

16/8/23

3) LHLD

16 bit memory address

4) LLD

→ 100

Hence the "HL" is only valid.

LXI • HL, 0000

bt = 00
L = 00


This is for LXI only not for LHLD.
There is first load to L & then automatically
to load to the H. (the content of B/C = 05)
(. i.e. 00 → 01 = 05)

5) SHLD

→ 100



5) XCHG



→ for this the programme is-

LHLD 0500

XCHG

LHLD 0600

RST 1

LHLD 0500


MOV F,L

MOV D,H

LHLD 0600

RST 1


• Why LDAX B & LDAX D are the same instruction?



morning
general format
E.g.
Explanation with
diagram

SHLD - 0100,

QWCS



LHLD

16 bit memory address \rightarrow 32 bit wide bus

Get next 46 bit memory address
of above one

At nile
load the
Content
of IC
bit
add.
in layers
order
address
& then

automatically if

high load the content \uparrow Eg - LAD \uparrow

of nest 16. bit address

in higher orders add new.

first case, 2500 E → 34 L → 34 E → 12 D → 12 H load


12 ST.

this is for LXI only not for
line
1 will load to L & then automatically
+ of $\text{H} = \text{45}$
0000

SHLD

16 bit memory
address

→ same as LHLD, but
it will store. It
will store the 16
Content in this
16 bit mem. add.
& then automatically
store the content of
LH in the next 16
bit mem. add.



SHLD

9100

LHLD 9600

RST 1

LHLD 9500

MOV E, L
MOV D, H

9600

#

LDAX, BX & LOOKP
instruc

(m)

Arithmetic & logical instruction

Arithmatic ins

1) ADD: Add reg/memory to accumulator
General format →

ADD reg/m

Content of reg/memory add
with the content of

After executing the instruction the flag will be set/modified

E.g., ADD B $\langle A \rangle + \langle B \rangle \rightarrow \langle A \rangle$
ADD M $\langle A \rangle + \langle M \rangle \rightarrow \langle A \rangle$

2) ADDI: Add immediate 8-bit data

General format, ADDI 8-bit data

ADDI 90 $\langle A \rangle + 90$

After execution of this programme all flags will be modified

3) ADC Add reg/m to accumulator with carry

ADC B

$\langle A \rangle + \langle B \rangle + \langle C \rangle \rightarrow \langle A \rangle$

Same thing will be here.

4) SUB D $\langle A \rangle - \langle D \rangle \rightarrow \langle A \rangle$

5) SUI 90 $\langle A \rangle - 90 \rightarrow \langle A \rangle$

6) SBB D $\langle A \rangle - \langle D \rangle - \langle C \rangle \rightarrow \langle A \rangle$


7) SBI 85 $\langle A \rangle - 85 - \langle C \rangle \rightarrow \langle A \rangle$

8) AC I: add 8-bit data with immediate
AC I 90 [$I =$ required the data]

$\langle A \rangle + \langle 90 \rangle + \langle C \rangle \rightarrow \langle A \rangle$

9) DAD

Double Addition



ADC D

DAD

Reg pairs

DAD B $\langle HL \rangle + \langle BC \rangle \rightarrow \langle HL \rangle$

It will add the $\langle HL \rangle$ content to the reg pairs content of $\langle HL \rangle$ & store the value in $\langle HL \rangle$. It's 2 addition is performed here it is called double addition.

only carry flag will be modified here, otherwise not be modified (only clarify the flag if the ins > 16-bit)

ADD B

28 bit addition

1, 8-bit addition

is simple &
another is with carry
double addition]

$$\begin{array}{r} 0001100001 \\ + 1110111010 \\ \hline 1111011011 \end{array}$$

10) INR (inc - increment, R → Reg). Increment the content of reg or memory by 1. The

11) INX result will be stored in the same registers.

12) DCR INR B Reg/m ← general format
 Δ INR B Δ Δ + 01 → Δ

13) BCX ADD 01 Δ A + 01 → Δ

Dif. between INR & ADD.

INR all flags will not be modified.
Only carry flag will be modified.

ADD all flags will be modified.

14) INX, no flags will be modified here.

General format → INX register

INX H Δ H + 01 → Δ

increment the content of reg pair by 1.

15) DCR, Decrement the content of the reg pair/m DCR Reg/m

DCR m

Δ m - 01 → Δ

16) DCX, Decrement by 1.
(Hence reg pair will be)

DX H
 Δ H - 01 → Δ
no flags will be modified here.

17) Write a prog to add a no. which is stored in memory location 8200 & another no. that is stored in 8300. Store the result from 8500.

LDA 8200
MOV B, A
LDA 8300
ADD B
STA 8500
MOV A, 00 (Δ A ↔ 00)
ADC A (Carry is Caret to Δ)
STA 8500 (Δ A + Δ A + 00 → Δ A
00 + 00 + 00 → Δ A)
PST 1 (for ins. for store the carry)
→ (store the result at next location)

We can't use SUB as if there will be a carry it will eliminate that. We have to do the borrow by the same 3 commands.

17/8/23

CW (Logical ins.)

1) DATA: decimal adjust accumulators

2) CMP | general format -

3) CPI
4) ANA
5) ANI
6) XRA
7) XRI
8) ORA
9) ORI
10) CM_A
11) CM_C

8) DAA (Convert a binary value into a BCD automatically)

+ 85 BCD

99 BCD

184 BCD

10) CMA: complement accumulators

that is 1's complement.

11) CMC: complement carry

12) AND: logical AND reg/memory with accumulators.

AND B

$\langle A \rangle \cdot \langle B \rangle \rightarrow \langle A \rangle$

13) Flag = 0 Auxiliary flag = 1

14) ANI: logical AND of immediate with accumulators.

ANI 00 $\langle A \rangle . 00 \rightarrow \langle A \rangle$

the result of the $\langle A \rangle = 00$ (as any content of $\langle A \rangle$ will with 00 means 00 (AND gate)).

15) XRA: Logical XOR reg/mem with accumulators.

XRA $\langle A \rangle (f) \langle B \rangle \rightarrow \langle A \rangle [\langle A \rangle \text{ res} =$

[
00]
XOR gate]

16) XRI: Logical XOR reg/mem with 8-bit data accumulators.

8) ORA: logical OR reg/mem with acc.

9) ORI: logical OR 8bit data with accumulators.

④

use cases -

SUB

4) It is used when we need to find the actual numerical diff. between 2 vals.

5) Inst -

raction

type -

It is typically involved in instructions like 'SUB' or 'SUBTRACT' that perform the actual arithmetic operation.

6) Flag usage

This ins. may also set flags, but the result is stored in a register or memory. Flags might be used for overflow, carry, or sign information.

cmp/cmp


4) It is used when we want to make decision based on the relationship between 2 vals.

5) It is often performed using instructions like 'CMP' or 'TEST' that set flags based on the result of a comparison without storing the result itself.

6) This instructions specifically set flags (such as zero, carry, sign and overflow flags) based on the outcome of the comparison. These flags are then checked in conditional branches.

23/8/23

Branching instructions



JMP	9000	8000	8001	INS1
ST	8000	8001	8002	INS2
AK	PC	8000	8005	
This		flags	8005	
can't			8000	
be used			8000	
by users			8000	

JNC — 16 bit address (jump not carry)

JZ — (if) 9000 Jump on zero (carry)

JNZ — (if) 8100 Jump not zero

JM — (if) 8000 Jump on minus


JP — (if) Specified for sign flag

JPE — (if) Jump on positive

JPO — (if) Jump on Paritative even

Conditional jumps - This transfers the program sequence to the described memory address only if the condition is satisfied.

Unconditional jumps - Transfers the program sequence to the described memory address.



8000	MNF	C, OA
8002	SUB	A
8003	LXI	H, 8100
8006	MOV	B, A
8007	ADD	M ← CAS + < M>
8008	JNC	16 bit address 800C
800B	JNR	B
800C	IND	H ←
800D	BCDRC	C

800E JNZ 8007
 8011 STA 820D → [Here the last used by 800D]
 8014 MOV M,B
 8015 STA 8201
 8018 RST 1

taking
random
addresses

②

8000 MVI C, 0A → ct = 0A
8002 SUB A → A = 0
 $\angle A_1 - \angle A_2 \rightarrow \Delta A = 00$
8003 LX I. H, 8100 → m = initialize, $\angle H_1 \leftarrow 8100$
8006 MOV B, A → ff | there is
any value of
8007 ADD M → $\angle A_1 + \angle M_1 \rightarrow \angle A_2$ A by any
choice so
if we give
wrong res.
so jump to
any next
instruction
8008 JNC 800C
800B 800B
800C 800C
800D 800D
800E 800E
800F 800F
8008 8008
800B 800B
800C 8011 STA 8200 → Store, 8200 [As this is JNZ
res. Is executing for
6 times PRE last used
and 8010]
800D
8014 MOV A, B → as B = ct = 0 at
800B
8015 ADD STA 8201 → end so Store
0 at A (B = carry content)
8014 8018 RST 1
8015
018

(3) Random add.
 8000 →
 8002 →
 8003 →
 8006 →
 8007 → ADD m →
 8008 → DAA →
 8009 → JNC 800D →
 800C → 2NR B
 800D → INX H
 800E → DCR C →
 800F → JNZ 8007 →
 8011 → STA 8600 →
 8014 → mov A, B →
 8015 → STA 8601 →
 8018 → RST →

From CO70 in reverse order:
~~(0 to 40 + (n - 1))~~ → 1st address to transfer

8009 →
 AS 8 BCD
 no. of digits
 $ct = 8$
 MOV C, 08 → ct = 08
 SUB A → $\langle A \rangle - \langle A \rangle \rightarrow \langle A \rangle = 0$
 LXI H, 8500 → $\langle H \rangle = 8500$
 MOV B, A → $c_y = B = 0$
 $m = \text{initialize}$
 ADD m → $\langle A \rangle + m \rightarrow \langle A \rangle$
 (binary)
 DAA → binary → BCD
 $c_y = 0?$ → no then
 jump not to carry
 It will go to
 ++ mem. pointer
 $c_y = 1?$ →
 $\langle A \rangle + m \rightarrow \langle A \rangle$
 Store res. at 8600 loc
 Store c_y neg. cont.
 Store c_y neg. at $\langle A \rangle$
 end 1 loc

Topic
Ans

i. moment

reg pairs = Address

Q) Program

meaning

B C
C D

8000 LXI B, C050 → <BC> ← C050
 8003 LXI D, C070 → <DE> ← C070
 8006 MVI H, 06 → <HL> ← 00 (it will
act like
a ct)
 8009 LDA X B → <A> ←
 800A STAX D → <A> → <D>
 800B INR B → ++ BC (reg pair)
 800C DNR D → ++ DE
 800D DCX H → -- HL (ct--)
 800E JNZ 8009 → if ct = 0? → no then
 again load
 if ct = 0? → no then
 stone it <D> in

(5) mine logic

Program

meaning

LXI B, C050 → Initialize the memory pointer 1
 LXI D, C070(n-1) → Initialize the memory pointer 2
 MVI H, 06n → Initialize the counters
 LDA X B → load far val of <BC> reg pairs in A
 STAX D → store the val of <A> in <DE> reg pair
 INR B → ++ mem pto 2
 DCX D → -- mem pto 1
 DCX H → -- ct
 JNZ 8009 → stem

from C070 in reverse order

(070 ~~for~~ + (n - 1)) → 1st address to transfer

③ Let $n=6$

(050)	=	AA
(051)	=	BB
(052)	=	CC
(053)	=	DD
(054)	=	EE
(055)	=	FF

(070)	=	FF
(071)	=	EE
(072)	=	DD
(073)	=	CC
(074)	=	BB
(075)	=	AA

LXI D B, C050
 LXI D, C051
 MVI H, 0D (this will
 work like
 a pointer)
 LDAX B
 LOAX D
 INX B
 FNX D
 DCR H
 JNZ
 RST 1

24/8/23

Q) Find the sum of 2 16 bit binary nos.
 Store in mem loc 8100 & 8200 resp. b/w.
 Save the result the mem loc 9500
 A) using DAD ins.
 B) without using DAD ins.

I'm going to implement

② WAP to compare 2 strings assume that the
 1st byte of both string contain a no.
 of bytes in that string is the starting address
 of the 2 strings is 9000 & 9100 respectively.
 If both strings are found equal place 11
 in mem loc 9500 & else place 22.

① Input

8100 = 34H

8101 = 12H

8200 = CDH → 01 contains the higher
 8201 = ABH values

DAD B

[CHL]+[BC] → <HL>

12	34
AB	CD
B	E
01	5500

LHLD 8100 (8100 content loads to
 MVI E, L | X(HN) | ← L reg of the 8100
 MVI D, H | X(HN) | → D reg of the 8100
 LHLD 8200 | ← content automatically loads
 to H)

DAD D

SHLD 9500
 + MVI A, DD
 STA 9502

can take any one of D
 or E as they are begin reg.


RST 1/HALT

receives the value
 from memory

stores the value
 from memory

②

A) Prog



LHLD 8100 \rightarrow as in 9ns, the ~~loc~~

XCHG mov E,L given, 8100 & 8200
mov D,H memory loc & as

LHLD 8200

DAD D

DAD ins. Will be used here so, we have to use <HL> So, LHLD is used others wise we can use (LDA).
in LAD

SHLD 9500

MOV A,00
ADC A
STA 9502

B) Prog

LHLD 8100

XCHG

LHLD 8200

Mov A,E

ADD L

STA 9500

Mov A/D

ADD H

STA 9501

meaning [AS
12-16
bit
binary
no. is
invention]

here
so
we must
have to
use LHLD
& SHLD]

H 8100 \rightarrow <L>

H 8101 \rightarrow <H>

<L> \rightarrow <P>

<H> \rightarrow <DX>

<L> \rightarrow H 8200

H 8201 \rightarrow <H>

<A> \rightarrow <E>

<A> + <E> \rightarrow <A>

<A> \leftarrow <D>

<A> + <D> \rightarrow <A>

$m \leftarrow f$ $A_{000} \rightarrow$ $\langle A \rangle \leftarrow 00$
 ADC $A \rightarrow$ $\langle AD \rangle + \langle CD \rangle + \langle A \rangle \rightarrow$
 STA $0502 \rightarrow$ $\langle A \rangle \rightarrow 0502$
 RST 1

② mine logic

// Prog

$LXI B, 0000 \rightarrow \langle B \rangle \leftarrow \#0000$

$LXI D, 0100 \rightarrow \langle D \rangle \leftarrow \#(0100)$

$M\leftarrow F$ $H, 00 \rightarrow$ $A \leftarrow \text{off off}$

$\rightarrow LDA X B \rightarrow \langle A \rangle \leftarrow \langle B \rangle$

$CMP D \rightarrow \langle A \rangle = \langle D \rangle$

JNZ ~~equal~~ ~~not~~ ~~do Prog for~~
~~yes~~ ~~not equal~~

$MVI M, 22 \rightarrow$ place 22

~~JMP~~ \rightarrow ~~Stone it~~

$\rightarrow INR B \rightarrow H B$

$\rightarrow INR D \rightarrow ++ D$

$\rightarrow DCX H \rightarrow -- H (C1-)$

JNZ ~~ct=0? Jno~~
~~yes~~ ~~do it again until~~
~~ct=0~~

$MVI M, 11 \rightarrow$ place 22

$STOP$ 0500

RST 1

① LHL D 8100
 XCHG → [MOV E, L] ← Add this
 LHL D 8200
 MOV A, E
 ADD L
 STA 9500
 MOV A, D
 ADC H
 STA 9501
 MVI A, 00
 ADC A
 STA 9502
 RST 1

② CMP B
 String 1 → A > B Cy 0 (2)
 9000 = D5
 9001 = 11
 9002 = 15
 9003 = 20
 9004 = 95
 If equal 9500 = 4
 If not 22
 String 2 → A > B Cy 0 0
 contains A > B
 9100 = 05 Assume it
 contains 5
 9101 = 11
 9102 = 15
 9103 = 30 If 1st no. of 1st
 9104 = 35 String =
 1st no. of the
 2nd string
 then proceed
 [If 11, then equal
 If 22, not equal]

LXI B, 9000
 LXI D, 9100
 MOV D, M
 LDAX B
 SDAX B
 CMP M
 JNZ TXJ
 MVI A, 22
 JMP INX B
 INX H
 PIR D
 JNZ TXJ
 MVI A, 11
 STA 9500E
 RST 1 ← [not fast] (PTO)

[1st no. of
 of 1st string
 indicates how
 much compare
 has to be
 executed]
 [the ~~last~~ no.
 of 2nd string
 also do that
 same above(1)]
 [if $\lambda = 1$ then
 don't place then
 place it in 22
 otherwise check]
 [as per
 with 4
 terms
 where 1st
 string = 2nd
 string]

③ HW
 2 nos. P & Q are stored in mem loc
 9500 & 9600. MDP for the mul of 2
 nos. stored the result from the
 memory loc 9700. (Repeated add.)
 (more some)

④ 2 no. --- - - - - - Find P/Q .
 Step the dividend 8500 & rem 8600 .
 Quotient (Repeated Subtraction)
 [P = 8500
 Q = 3
 [Q * Q = 0B
 003030303 = 0B]]
 1st check P20 is not
 Q > 0 or not
 then proceed (Checking is
 essential for the program)



$$[3 - 2 = 1] [1 - 2 = 1]$$

④ $\lim_{n \rightarrow \infty}$ add ref

[If μ is then subtracted)

①	LDA MOV LDA MUL STA RST	9500 B,A 5600 B 0700 1	LXI MOV INX MOV ADD HLT	H, 8500 B,M H C,A m SHL
---	--	---------------------------------------	---	--

② LDA 2600
MOV B,A
LDA 0000 (B)
MOV B,B
SIA 8500, X1 Y1 Z0+2 E-010




logic 0 (If $i(p > 0, 0/p > 0)$)

Logic 1 (If $i/p = 0$, $o/p = 1$ vice versa)


high impedance state (If control has +5V).

TOR - Input read . It can separate the operation & memory operation
TOW - Input write

MP generates this signals



memory & I/O select signal



4-bit memory registers

- latch is the basic element of the memory.
Address decoders - In every memory there is a address decoder.

- Why latch is the basic element of the memory?

Latches are called the basic element of the memory for their storing capability. They are sometimes referred to as bistable memory devices.

MEMP - the $\overline{S0}/\overline{M}\#$ & \overline{RD} can be combined to generate MEMP (memory read) control signal that can be used to enable the output buffer [by connecting to the memory signal $RD \geq 1$]


$$\frac{m_{EMW}}{m_{EMW} + NR} \text{ (memory unit) } \quad \frac{NR}{NR + m_{EMW}}$$

IOP - It stands for input output port.
It is a machine cycle.

IOW - It stands for i/o write, it is a machine cycle that happen only the during the execution process of OUT as instruction.

7/9/23

CW Interface Rm & Rom with 8085 CPU.



Interfacing diagram

$$4KB = 2^{12} \times 2^{10} \text{ Byte} \\ = 2^{22} \text{ Byte}$$

no address in the address decoders

$12:4 \times 1024 \rightarrow$ size of the decoders
(it is inbuilt size)


- The technique of generating
 - $CS \rightarrow$ gate addressing ($1mp$) \rightarrow memory's
 - $CS \rightarrow$ Decoders addressing (Fmp) \rightarrow memory's
- TS signal is active low signal

memory map

→ graphical representation of the memory chip. It indicates where the chip is located.

gate addressing method

1st select the TS signal



for 1st part of CS

1	1	1	1
F			

for 2nd part of CS

1	1	1	0
F			

for 3rd part of CS

0	0	1	1
0	0	1	1
3			

A15	A14	A13	A12	A11	A10	A9	A8'	A7	A6	A5	A4'A3'A2'A1'A0
1	1	1	1	0	0	0	0	0	0	0	0000
											(from 6th row)

				1	1	1	1	1	1	1	1111
											(from last reqd)
											F

				0	0	0	0	0	0	0	0000
											(last)
											O

				1	1	1	1	1	1	1	1111
											F

Diff between last & 1st add.

for 1st Part(↑), Diff b/w FFFF and FOOO


for 2nd Part(↓), Same

EFFF			
P000			
OFFF			

for 0000 select CS
OFF

then change (PmR (\leftarrow))

CS for ROM



CS for RAM



for gate and

change these part with
that part of J.D.


if the i/p are 1110 then only the chip
will be selected, otherwise not, as
if any i/p values are changed then
the o/p of the cat will not be 0.

0000 32x3, 8000
range FFFF

32x3


Range

2 types of decoders



Decoders

Addressing



memory map of

this is in pmr

memory map of gateam

the best of
the part in
PmR diagram
(mentioned
by J.)

chip's data signal (CS) - [The numbers of chips
(bits) in the spreading signal is signifi-


-cantly greater than the data bits.]

chip's rate is the number of pulses per
second(chip's per second) at which the signal is
transmitted or received.

mapping

memory map - [Memory interfacing is used
to provide more memory space to accomo-
date complex programs for more complicate
systems.] - Memory mapping is a mechanism
that maps a portion of a file, or an
entire file, on disk to a range of
addresses within an application's address
space.

Chu
Date 19/10/23
① Interface 4K RAM, 8K RAM & 16K EPROM
with 8085 CPU.





$$4K = 2^12 \times 2^{10}$$


$2^{12} \rightarrow$

Address
line

of 16K memory is 16K
of 8K memory is 8K
of 8K memory is 8K



3FFFH
16 kB EEPROM
000011



If A₁₅ = 0, then 4000H

If A₁₅ = 1, then 5FFFH

(if don't care line is 1, then it's physical existence, but if don't care line is 2, then between the 4 combinations 1 is physical existence (1st inst), rest of 3 are shadow of the 1st.)

Shadow memory - Shadow memory is a technique that tracks & stores info about the computer memory used by a program while it's running.


Shadow memory consists of shadow bytes that map to individual 16 bits in main memory.

Partial & absolute decoding technique

Partial decoding is converted into the absolute decoding tech.

Partial decoding is a technique used in MPS when the CPU supports a large address space but the system uses a small amount of memory. In partial decoding only some of the address lines are decoded. This uses less memory as the encoded data isn't retained.



In abs Absolute decoding is a technique used in microprocessors to select a memory chip. In this technique, all the higher address lines are decoded to select the memory chip.



BIOS Program - The BIOS (Basic Input Output System) is a program that a computer's CPU uses to start the computer after it is powered on. The BIOS is typically stored in EEPROM. It performs start-up procedures when the computer is turned on. It also performs POST (Power On Self Test).


Con'tn, if absolute decoding, must
have to draw all decoders & have
to draw all adders lines. If
said 2 RAM, 2 rom like this then we
will. 1 Rom must be start from
0 address, rest of files /decoders we
can do anything

In practical aspects ROM must be 0000



Ques 3
Why I/P Port is consist by buffer & O/P Port is consist by pitch?

A latch is necessary to hold the output data for display. The input data byte is obtained by enabling a tri-state buffer and placed in the accumulators.




range of lip = SPP


Diff between memory & I/O mapped

<u>Characteristics</u>	<u>m m I/O</u>	<u>8 bit I/O or peripheral mapped I/O</u>
i) Device address	16 bit	
ii) Control signals for I/O input output	MEMR, MEMW	
iii) Instruction available	LDA, STA LDAX, STAX	
iv) max no. I/O possible	memory map (64KB is shared between I/O and system memory)	256 input devices 256 output device can be taken
v) Execution Speed	13T (LDA & STA)	PT states

$A_0 - A_{15} \rightarrow$ all are 1 : LDA FFFF
 LEDs are controlled by the output of input port.




the prior diagram same just replace



Timing diagram (assuming 3T)

Graphical representation of instruction execution



Patch operation - when MP reads the opcode that is called fetch.



1 clock cycle = T state

2 MHz

$$T = \frac{1}{F} = \frac{1}{2 \times 10^{-6}} = 0.5 \times 10^{-6}$$

If the freq is 2 MHz the fetch time = $2T$

$$2T = 2 \times 0.5 \times 10^{-6} = 1 \times 10^{-6}$$

MR = 3T

$$MW = 3T \quad |^2 \rightarrow 2 \times 10^{-6} \text{ ms}$$

Memory read (MR) value = 3MHz

Memory write (MW) value = 3MHz

MP → Memory → Input read (FOR)

Output write (FOR)

Every ins has a 1-byte opcode, hence every ins starts from operation

operation may be present may not be, may be a combination of operation is present.

Mov A, B

- F


Mov A, M

F + MR

Mov M, A

F + MW

2-byte
operation may be or may not be
present



Here F + mP + operation

this must be present

3-byte

F + mP + mP + operation


LDA

0000

LDA	0000	8000
	00	8001
	00	8002

LHLD 0000


F + mP + mP +
as 3 byte
1st is mP
mP + mP



48Y	2	0000
	2	0001

48Y	2	0000
	2	0001
	2	0002

F + mP + mP



S1	So	Operation
0	0	Halt
0	1	write
1	0	Read
1	1	fetch

↑ using as
memory
cas ~~for~~ every
thing is
taking place
on memory
(D0 to D0
forcing
case)

So/m = 0 → memory
= 1 → p/o

i) MOV A, B

for this / from anyone

Dont draw 2 memory read & write

① Here write 80 H
② write 00 H

Hence

at Pocode write = mov A, B

$\xrightarrow{\text{F+M}}$ 90 100
PC

mov A, m

for i-
 $\xrightarrow{\text{F+OP (no op)}}$
only fetch
executed
so others
only patch
diagram

F + M

for i+, draw fetch & memory

① \rightarrow 80 H
② \rightarrow 00 H
③ \rightarrow <4>
④ \rightarrow <L>
⑤ \rightarrow <m>

Draw
Fc. MR

$\xrightarrow{\text{F+MW}}$ mov m, A
F + MW

① \rightarrow <4>
② \rightarrow <L>
③ \rightarrow <m>

$\xrightarrow{\text{F+MP}}$ 8500 $\xrightarrow{\text{MOV A, 80}}$

$\xrightarrow{\text{F+MR+OP}}$

① \rightarrow 85 H
② \rightarrow 85 H

③ \rightarrow 00 H
④ \rightarrow <01 H
⑤ \rightarrow 80 H


Delete m-12.
write/commit MW
with fetch

Draw F.C, m, RW

Draw FC, MR

→ 8000 MVI m, 80
801

F + MP + OP
(MW)



Draw 3 → FC, MR, MW

① \rightarrow 851 H
② \rightarrow 00 H
③ \rightarrow 85 H
④ \rightarrow 01 H
⑤ \rightarrow 90 H
⑥ \rightarrow <4>
⑦ \rightarrow <L>
⑧ \rightarrow 80


$\xrightarrow{\text{F+LDA}}$ 8000 LDA 8000
address

8000 LDA

8001 00

8002 80


F + MP + MR + DP
(MR)




Draw 3 → FC, MR, MR

① \rightarrow 80 H
② \rightarrow 00 H
③ \rightarrow 80 H
④ \rightarrow 01 H
⑤ \rightarrow 00 H
⑥ \rightarrow 80
⑦ \rightarrow 02
⑧ \rightarrow 90

Draw another Port with MR



map



Memory mapped I/O

It is a way of interfacing external devices with a microprocessor by treating them as memory locations. In this technique, memory addresses are reserved for I/O operations, and the MP accesses those addresses to talk with the devices.

I/O mapped I/O


In a MP, I/O-mapped I/O is when I/O devices are mapped to a separate address space from the memory address space. The MP uses special instructions to access the I/O devices using specific I/O address signals.

for
I/O

Timing diagram - It is a graphical representation, it represents the execution time taken by each instruction in a graphical format.

Fetch operation - In this step, the MP fetches the ins. from the memory location pointed to by the Program Counter (PC). The PC is incremented by one after the fetch operation.

String matching



11/10/23

Q) I/P HL

0000 = 00
 0001 = AA
 0010 = BB
 0011 = CC
 0100 = DD

O/P

5500 = 11 22

It is a procedure used to design a specific delay. There are 4 types of processes by which time delay (1 time delay plus initial time delay) can be done.

OUT OF if up s fine = 3MHz

$$10 \times 0.33 \text{ usec}$$

- within 33 a see a 3:3 is submitted to a [] & another 3:3 is submitted to another []

Data 1

mse → time delay application

→ Data2 HL

Time delay (loop)

→ NOP

→ Registers

→ Reg pairs

→ Loop inside loop

[1 NOP
 = 4 × 3.3]

NOP

NOP instruction does nothing but take 4T - states of processor's time to execute (add. to time delay)

Prog

MNI C FF

→ DCR C
JNZ

[This loop is executed PR time]

Here producer used to design a specific delay. [FF = 255] A reg. is loaded with a no. depending on the value of F required

MNI C, FF | FT → [F + MR required]

→ DCR C | 4T
JNZ 16 bit address | 10/7 → when the condition is false then FT → [F + MR = 10]

If takes 255-1

= 254 time

to execute &

Time delay in the loop (TL)

Assume

$$f = 2 \text{ MHz} \quad (\text{if } f \text{ isn't given then } f = 3 \text{ MHz})$$

$$T = 0.5 \mu\text{s}$$

(time delay inside the loop)

$$TL = (14 \times 0.5 \times 10^{-6} \times 255) \text{ sec} = 1.8 \text{ ms}$$

$$T = \frac{1}{f} = \frac{1}{2 \times 10^6} = 0.5 \mu\text{s}$$

Loop adjusted → (when the cond will be false then only FT is going to be used, so we have to decrease 3T from TL)
 Absolute delay inside TLA2 $(TL - 3 \times 0.5 \times 10^{-6}) \text{ sec} \approx 1.783 \text{ ms}$

$$\text{total time} = \frac{\text{delay time inside the loop} + \text{delay time outside}}{\text{loop}}$$

$$T_{\text{delay}} = (T_0 + T_{LA})$$

$$= (7 \times 0.5 \times 10^{-6} + T_{LA})$$

\rightarrow that type of ins. ($\text{jmp}(S)$)

write the prog to generate the $T_L = 1 \text{ ms}$


$$\text{With this, } T_L = (14 \times 0.5 \times 10^{-6} \times N) \text{ sec}$$

$$1 \text{ ms} = 1 \times 10^{-3} \text{ sec}$$

$$\Rightarrow N = 142.8 \text{ (approx)}$$

- If the value is more than 1.8ms then, reg pair

Reg pairs - As mentioned, we can use reg pairs to create large delay.



$$T_L = (24T + 5002) \rightarrow \text{this is loop}$$

$$(2 \times 384 \times 5 \times 10^{-6}) \text{ sec} \approx 109.1 \text{ ms time}$$


$$T_{LA} = (T_L - 3 \times 0.5 \times 10^{-6}) \text{ sec}$$

$$\approx 109 \text{ ms}$$

$$+ \text{delay} = (T_{LA} + 16 \times 0.5 \times 10^{-6} \text{ sec}) = 2 \times 10^3 +$$

$$= 109 \text{ ms}$$

If it is the matter of second then loop inside the loop is used like when more loops are required or when we want to increase the $+T$.



- To create T_{delay} using a loop inside a loop, 2 count variables are set up in 2 regs. The inner loop will execute N times with every one count of reg-B.

T_{delay} for in loop 1

$$T_{L1} = (0.5 \times 14 \times 255 - 3 \times 10^{-5}) \text{ sec}$$

$$\approx 17.83 \text{ ms}$$

T_{delay} in loop 2

$$T_{L2} = 56(17.83 \times 10^{-5}) \text{ sec}$$

$$\approx 56(17.83 \times 10^{-5}) \text{ sec}$$

$$\approx 100 \times 4.6 \times 10^{-5} \text{ sec}$$

$$T_{L2A} = 100 \times 4.6 \times 10^{-5} \text{ sec}$$

$$\approx 100 \times 4 \times 10^{-5} \text{ sec}$$


$$\text{total time delay} = (T_{L2A} + 7 \times 0.5 \times 10^{-3})$$

$$= 100.4 \text{ ms}$$

Stack and Subroutine

Stack = portion of the RAM. It can be used as temp data storage when CPU executes the ins.

To overcome the limitation of registers it is used.



this are done with the help of 2 ins.

- (1) PUSH regPair
- (2) POP regPair


A + F → PSN (Prog. Status write)
 (Accumulator data) (Flag)
 8 bit
 reg

which part of RAM is initialised as the stack is done by SP

LXI SP, 16 bit address



Between this some regs are used & other are free Regs where we can store data.



8FFF + 1 = 0000
 [if PC is available then only Prog is possible otherwise not]

(when POP executes then SP is incremented by 2)

Program to set all flag, for this type ins. S → AC P CY

→ MVI C, FF
 PUSH B
 POP PSW
 without affecting AC
 MOV B,A
 MVF C,FF
 PUSH B
 POP PSW

[B contains garbage value, B ← PSN 2A + F,
 B ← content

transfers to the Accumulator & content to the F, AS C = FF, so all flags of the flag struct will be 1]


Subroutine - It is basically a fixed Prog that is used (A fix Prog) which is repeatedly executed

<u>H'X</u>	<u>ASCII</u>
0	30
1	31
2	32
3	33
4	34
5	35
6	36
7	37
8	38
9	39
A	40
B	41
C	42
D	43
E	44
F	45
	46

the diff. between 3B & 3A is 10H
between 3C & 3B is 02H
between 3D & 3C is 01H
between 3E & 3D is 01H
between 3F & 3E is 01H

multiple time we are executing a single prog (subroutine). whenever it is needed execute it and back to the memory.

(Im) CALL 16 bit → Subroutine executing with word
(Im) RET → Back to the main prog.
the end of subroutine



so we will return there from where we left

time from here - CALL, RET & PUSH, POP

Subroutine - A subroutine is a sequence of program instructions that performs a specific task, packaged as a unit.

CALL - It interrupts the flow of a program by passing control to an internal or external subroutine.

Importance - → Allow Progs to be modular & organized
→ make it easier to write & maintain complex code

RET - The last instruction transfers control to the return address located on the stack.

Importance - → Loads the PC from top

→ Increments the SP

→ Jumps to the location specified by the PC

→ Pops the return address off the stack

→ Continues execution at that address.

Imp of PUSH & Pop

PUSH - → Decrements the pointer & copies the data to stack.

→ Creates a new node with the new element and sets the next pointer of the current top node to the new node.

→ can cause a stack overflow error if you try to push an already free stack.

Pop - → copies data from the stack & then increments the pointer


→ Decrements the index of the top element & returns the value stored at the index.

(lw)

Interrupt of 8085 CPU

1/11/23

↓
Interrupts the operations / suspend all of the operations main



Classification of interrupt

1) Hardware & Software interrupt

2) Vectors & non vectors

3) Maskable & non maskable interrupt

Interrupt field of MP - TRAP
 RST 7.5 RST 7.5
 RST 6.5 RST 6.5
 RST 5.5 RST 5.5
 INTR

After every machine cycle MP checks for
interrupts.

Ex of
hardware interrupt

Hardware & software interrupt

DF, FI
enable interrupt

These are executed
with the help of
instructions

Ex - RST₀, T1, T2

These are
enable & disable
by DP, FI

as well as
instruction

Prologue vector location		
RST ₀	C7	0000
RST ₁	CF	0008
RST ₂	DF	0010
RST ₃	DF	0018
RST ₄	EA	0020
RST ₅	EF	0028
RST ₆	FF	0030
RST ₇	FF	0038

Higher Priority
into service
Prog
Emergency
Prog
are stored
at this
vector
locations

2) vector & non vector intn

TRAP — call loc.

RST 7.5 — 003C

RST 6.5 — 0034

RST 5.5 — 002C

INTR —

It itself

isn't used, it

is always used

with software call locs.

$$7.5 \times 8 = 60 = 3C$$

$$\begin{array}{r} 60 \\ 16 \overline{) 60} \\ 16 \\ \hline 0 \end{array}$$

$$6 \cdot 5 \times 8 = 32 = 34$$

$$5 \cdot 5 \times 8 = 2C$$

$$4 \cdot 5 \times 8 = 2C$$

$$3 \cdot 5 \times 8 = 2C$$

$$2 \cdot 5 \times 8 = 2C$$

$$1 \cdot 5 \times 8 = 2C$$

$$0 \cdot 5 \times 8 = 2C$$

$$0 \cdot 4 \times 8 = 2C$$


$$0 \cdot 3 \times 8 = 2C$$

$$0 \cdot 2 \times 8 = 2C$$


$$0 \cdot 1 \times 8 = 2C$$

$$0 \cdot 0 \times 8 = 2C$$

INT operation



Interrupt cat (foto this cat the ISR = 0028)



\rightarrow Level triggered with edge
 \rightarrow Level triggers
 \rightarrow (containing type of level trigger)

Advantage of INT as non maskable interrupt?


i) low response time
ii) It is often used when the response time is critical.

iii) It is used in emergency.


iv) It can handle higher priority task such as watchdog timers.

SPM

SM



SM → This is an instruction



(Diagram isn't needed if it isn't mentioned in the question)

maskable bit no:

RST 5.5 to RST 7.5
if 130 then enable
if 131 then mask

enable of it is 1

The way to enable all interrupts

$\{$ FF
m₁ A₀₈,
SIM

[Here disable means $\{$]


Enable 7.5 & disable 5.5 & 6.5

$\{$ FF
m₁ A₀₈,
SIM

8/11/23

8255 Programmable Peripheral Interface (I/O)

Imp
Proprietary



Block diagram of 8255

2ms

1ms

Word (CWB) (Pm)

D₆ D₅ D₄ D₃ D₂ D₁ D₀

↓

BSR / I/O mode

if 0 = BSR mode
I = I/O mode
0 = mode

Point A mode
if 00 = mode 0 (0/0 mode)
01 = mode 1 (bang-banging mode)
10 = mode 2 (directional mode)

Point B mode
0 = mode 0 (0/1 P)
1 = mode 1 (1/0 P)

Point C mode
0 = mode 0 (0/1 P)
1 = mode 1 (1/0 P)

Point D mode
0 = mode 0 (0/1 P)
1 = mode 1 (1/0 P)

Draws explain my this
↓ (endian)

G.A.B
 mode 0 → S/I/O mode
 mode 1 → Handshaking mode
 mode 2 → Bidirectional mode (only for Part A)

(Learn
 As
 Shift
 note)


A_1	A_0	2 address bus as 4 I/PS
0	0	PA
0	1	PB
1	0	PC
1	1	CWR (Control word register)

- BSR₂ Bit set by software
 - IP

~~PA = T/P~~
~~PB = O/P~~
~~PCl = O/P~~
~~PCu = T/P~~
+ c 5 4 3 2 1 0
→ 98

$\text{PCU} = \frac{I}{P}$

Eg- Q_1 write AP to read the \rightarrow dual in-line package
(from exam) DIP switches & display reading from Port B & Port A & from Port C lower at Port C uppers.



	A7	A6	A5	A4	A3	A2	A1/A0
80	1	0	0	0	0	0	0 → PA
81	1	0	0	0	0	0	1 → PB
82	1	0	0	0	0	1	0 → PC
83	1	0	0	0	0	1	1 → CWR
for this CWR =	7	6	5	4	3	2	1 0
	1	0	0	0	0	1 1	→ 83

MVF A, 83 → s-value

OUT 83 → address of control bus reg.

IN 81

OUT 80

IN 82

OUT

ANI OF


RRC

RRC

RRC

RRC

OUT



ISR - It is a routine that hardware invokes in response to an interrupt.

* ISR examines an interrupt & determines how to handle it, executes the handling & then returns a logical interrupt value.

Hardware & Software interrupt - A hardware interrupt in a MP is an electronic signal from an external hardware device that indicates it needs attention from the OS.

A Software interrupt is a type of interrupt

that occurs when a MP executes certain instructions or encounters certain conditions.

Vector & non vector interrupt - A vectored interrupt is a processing technique in Computer sci where the interrupting device directs the processor to the appropriate interrupt service routine (ISR).

Non vectored interrupt in a MP is an interrupt where the vector address is not predefined.

Maskable & non maskable interrupt - A maskable interrupt is an interrupt that can be ignored or disabled by the instruction of the PU.

A non maskable interrupt is a hardware interrupt that can't be ignored by Standard interrupt - masking techniques in the system.

Handshaking mode - It is an I/O control method that synchronizes I/O devices with the MP. It is used to control the MP to operate with an I/O device at the I/O device's data transfer rate.


Control word - It is a word whose individual bits represent various control signals.

Bidirectional mode - It is a mode where only Port A will work, Port B & Port C are either in mode 0 or 1 & Port C bits are used as handshake signal.

Control word register - It is a register in a MP that tells the 8255 Programmable Peripheral Extender (PPE) which port is at output mode & which port is going to be used.

Type 3 Mode This mode is used to set or reset the bits of Port C only, and selected when the most significant bit (D7) in the control register = 0. This is also called I/O mode.

is



Architecture of 8086 MP
(Parallel Processing or Pipelining architecture)

Features of 8086 MP

- 1) It is a 16 bit MP.
- 2) 8086 MP has a 20 bit address bus that can access up to 1 MB memory. Address range from (00000H - FFFFFH).
- 3) It can support upto 64K I/O modes.
- 4) It provides 14, 16-bit registers.
- 5) It has multiplexed address and data bus (A₀ - A₁₉) & (D₀ - D₁₅).
- 6) It requires single fetch clock with 33% degree cycle with provide internal for current.
- 7) It is designed to operate in 2 mode (min & max mode).
- 8) It can fetches upto 6 instruction bytes from the memory & queues them in order to speedup 8086 instruction execution.
- 9) A 40 pin dual in line package (DIP) operates at 5V.
- 10) Memory is byte addressable, every byte has a separate address.
- 11) It employs Parallel Processing (it's also called parallel processing or pipelining architecture).
- 12) It has 2 main functional unit EU & BIU.
- 13) It has BHE (Bus High enable) pin.

8086 CPU architecture

It has 2 functional units -

EU (Execution unit) - Execution Unit gives instructions to BIU, starting from where to fetch the data & then decode & execute those instructions. Its function is to control operations on data using the instruction decoder & ALU.

BIU (Bus Interface unit) - BIU takes care of all data & addresses transfers on the buses for the EU like sending address, fetching instructions from memory etc. It is connected with internal bus.

General purpose registers - There are 8 general purpose registers, i.e., AH, AL, BH, BL, CH, CL, DX & DL. These registers can be used individually to store 8-bit data & can be used in pairs, to store 16-bit data.

The valid reg pairs - AH - AL $\xrightarrow{\text{referred as}}$ AX

BH - BL $\xrightarrow{\text{}}$ BX

CH - CL $\xrightarrow{\text{}}$ CX

DH - DL $\xrightarrow{\text{}}$ DX

AX - It is also known as accumulator reg. It is used to store operands for arithmetic operations.

BX - It is used as a base register. It is used to store the starting address of the memory area within the Data segment.

CX - It is often referred to as Counter. It is used in loop instructions to store the loop counter.

BP - This register is used to hold I/O port address for I/O instruction.

BP - It stands for base pointer. It is a 16-bit register that holds the offset address of any location in the stack segment. It is used to access random locations of the stack.

SI - It stands for source index. It is a 16-bit register that stores the offset address of the source in string manipulation instructions.

DI - It stands for destination index. It is a 16-bit register that stores the offset address of the destination in string manipulation instruction.

Segment registers - BIU has 4 segment bases, i.e., CS, DS, SS & ES. It holds the address of instructions & data in memory, that are used by the Processors to access memory locations.

CS - It stands for code segment. It is used for addressing a memory location in the code segment of the memory, where the executable program is stored.

DS - It stands for data segment. It consists of data used by program and is accessed in the data segment by an offset address or the content of other register that holds the offset address.)"

SS - It stands for stack segment. It handles memory to store data & addresses during execution.

ES - It stands for extra segment. Es is additional data segment, which is used by the string to hold the extra destination data.

DP - It stands for instruction pointer. It is a 16-bit register used to hold the address of the next instruction to be executed.

Internal communication registers - 8086 CPU has 4 groups of the user accessible internal registers. They are the instruction pointer, 4 data reg., 4 pointers & index reg., 4 segment reg.

Adder - It is a digital circuit that performs addition of two numbers.

Control system - It controls operations on data using the logic unit (ALU). It uses flags, general purpose reg., operands etc.

Instruction queue - It is 6 bytes buffer that operates on FIFO basis, that stores instructions from memory before they are executed. They also receives the instruction codes from memory.

Bus Control logic - The control bus

External bus - It is a type of data bus that enables external devices & components to connect with a computer.

8086 reg organisation 23/11/23

~~Reg~~
AX → AH₁₆ → AH₈ & AL
BX → BH BL
CX → CH CL
~~DX~~ → DH DL

Reg of AX -> It is a 16-bit accumulator with lower 8-bit of AX designated as AL & higher 8-bit as AH.

ii) AH can be used as a 8 bit for 8-bit processor.

iii) X is used for involving I/O & most arithmetic, duty execution of 16 bit multiplied & divide ins. X contains the ~~lower~~ word operand & the result is stored in the AC (accumulators).


Fun of BX - is it is known as base reg.

i) This is only general purpose reg whose content can be used for addressing 8086 memory.

ii) If # It holds the offset address of a location of the memory.

iii) All memory reference utilizing this reg content for addressing usage the DSR (Default segment register).

iv) It can also be combined with BF & SI as the base reg. for special addressing.



FunL(CX) - is it is known as default counter reg. In case of storing or loop ins. executed.

i) It may contain a value that controls the no. of times a loop is repeated when the loop ins. is executed used. or a value to shift bits left to right when shift & rotate ins. is present.

Fun(DX) - is it is called

i) Data reg. used to hold 16 bit result.

ii) It is used to hold the I/O device address by executing the in & out ins.


iii) It is used to hold a part of the result during the mul op & a part of the result during the division of dividend.

memory segmentation

1 MB

- 16 segment (logical)

- CS (code) area
- DS (data) "
- ES (extra) ,
- SS (stack) ,



16 × 2¹⁶

= 2⁴ × 2¹⁶

= 2²⁰

→ 1 MB

(S → [00000] → OFFF = only stores ins.)

DS → 10000 - 1 FFFF (- - data)

ES → 20000 - 2 FFFF (any op but except the code)


SS → 30000 - 3 FFFF





Initial add. → F0000 - FFFFF ← final add.

Advantage of memory segmentation

i) It allows the memory addressing capacity to be 1 MB even though the add. associated with individual ins. is only 16 bit. This is the advantage of ms.

- 1) It allows ins. code, data stack & portion
 of prog to be more than 64 KB
 long by using more than 1 code, data
 stack segment & extra segment.
 2) It allows the basic placing of
 code, data & stack portion of the
 same prog. in diff. parts of the memory
 for data & code protection.
 3) A prog can be relocated that is very
 useful in multi programming.
 4) An immediate advantage of having
 separate data & code segment is that
 1 prog. can work on several diff. sets
 of data.
 5) The greatest adv. of seg. segmentation
 is that progs that diff. logical add.
 only, can be loaded and run anywhere
 in memory. [This is because the
 logical add. always went from
 00000 - 0FFFFH (independ. of code segment
 base).]
- Pipeline architecture (Imc)
-
- (byte queue is there)





3 active flags here

If 0, Counting Starting from 0 to 1 (lower) (higher)

If 1, Counting from 1 to 0 (higher) (lower)

- Diff b/w 8086 with 8088
- 8088 features

Exchange DE with HL by Push & Pop

• 8085 architecture

Push D

PUSH H

POP D

POP H

• Non von Neumann & Harvard architecture

• 8086 -> (Concave in exam)

Block transfer, formatted, string matching, odd/even separation - Programmes to do

Diff. between 8086 with 8088 (Imp/S)

8086 MP

1) The data bus is of 16 bit

2) It has 3 available clock speeds (5MHz, 8MHz & 10MHz).

3) The memory capacity is 512KB.

(m) memory space is organised as 2,512KB (2 x 512KB = 1MB) banks.

(n) It is implemented as a single 1MB bank.

8088 MP

1) The data bus is of 8 bits.

2) It has 2 available clock speeds (5MHz, 8MHz)

3) The memory capacity is implemented as a single 1mx8 memory banks.

(n) It is implemented as a single 1MB bank.

4) It can read/write
8/16 bit data
at a time.

5) Instruction queue
is 16 bit long.

6) It has BHE(Bus
high enable) pin.

7) It draws max
Supply current of
360mA.

Features of 8088 CPU

It is a 16 bit CPU that was used in IBM
PCs & PC clones. The features of 8088 CPU -

i) Clock speed = 5-10MHz

ii) Registers = 16-bit

iii) Address bus = 20-bit

iv) External data bus = 16-bit

v) Memory = 1MB

vi) Transistors = 29,000

vii) Data types = 8, 16, 32-bit

viii) Address space = very large

ix) memory management unit = integrated

x) object code: compatible with all 8086

family CPU

xi) Virtual 8086 mode: allows running of 8086/

software in a protected mode.

4) It can only do
so for 8 bit data.

5) Instruction queue
is 4 bit long.

6) The pin is replaced
by status output

(SSO), since it can
read or write only
8 bit data.

7) It draws max
supply current of
340mA.

• STI - It is an 8085 MP. It stands for set
interrupt mask. It is used for control interrupts.
This instruction allows the MP to selectively
enable or disable interrupts by setting
the appropriate bits in the IMR (interrupt
mask register). It -

i) set marks for RST 7.5, RST 6.5, & RST
5.5.

ii) Read the contents of accumulators reg.
iii) Based on the contents of the AC reg.
it enable or disable interrupts.

RSM - It is an instruction of 8085 MP, that
stands for read interrupt mask. It is
used for control interrupts. It -

i) Is used to read the status of interrupts
7.5, 6.5 & 5.5.

ii) Read the condition of the serial input data
(SID) bit.

iii) Mask or unmask RST 7.5, RST 6.5 & RST
5.5.

iv) Read contents of interrupt mask register
20 bit address of 8086 MP - It has 20 bit (PME)
address line. So the max value of address that can

be addressed by 8086 is $2^{20} = 1\text{MB}$. So 8086
can address the locations ranging between
00000H - FFFFFH. This 1MB memory is
divided into 16 logical segments, each into
a memory of 64KB.

Not that (Ans from
MCA 2022)

Flag of 8086 CPU - Flag Reg is a 16 bit reg but there are only 9 flags available in 8086 CPU. The rest 7 bits are hence left idle. There are 20 types of flag reg. on flags in 8086 CPU.

i) Condition flags - These are stored back after many arithmetic or logical operation is performed on an 8 bit or 16-bit no. This category consists of following 6 flags:

IFCF, IFPF, IFF, AF, IFFTF, VSF.

ii) Overflow flag - It will be set if the reg get overflowed with data after an arithmetic or logical operation. (This happens in cases when the carry is getting in in MSB, but there is no space in the reg. to store the carried out bit.)

iii) Control flags - The control flags are used to navigate the CPU for certain operations. There are 3 types of control flags.

i) Trap flag (TF) - This flag is used of we need single-step debugging our code. If the TF is set, then the execution will be done step by step. Otherwise, the free-running operation will be done.

ii) Interrupt flag (IF) - The flag issued to enable the interrupt. The CPU is capable of handling interrupts only if this flag is in the set mode.

iii) Direction flag (DF) - This flag is used for string operations. If this flag is set, the string will be read from higher-order bits to lower-order bits & vice versa.

Up (internal of ECE)

2023

i) Explain the instructions with suitable example.

a) LDAX: Load accumulator indirect (Arithmetic & toggle ins)


General format: LDAX regPair
Eg - LDAX B
LDAX D etc

Working: It loads the accumulator content of regPair to the accumulator in indirect way.
 $LA \leftarrow [B]_0 [D]_1$

b) LHLD: Load HL reg pair direct (A&L ins)

General format: LHLD 16 bit memory address
Eg - LHLD 0000

Working: It will load the content of 16 bit address in lower order address [L] < $[H]$ & then automatically it will load the content of next 16 bit address in higher order address [H] < $[L]$



c) XCHG: Exchange the HL content with DE register pair. (A&L ins)

General format: XCHG H_A, L_B

it goes
able for
are left
reg. on


000 reset
(0 operation
bit no-
85)

f the
n architecture
waves
ISB, before
the
used
ions.


we
if
or

the sum
to lower Ⓛ
②

Java
Fors Bg - z (in phn)
100 write ins



for the upper case,
the DE reg pair content of HL with



df) DAD: Double addition (A & L ins.)
(Unit)

general format: DAD regpair

Bg - DAD B <HL> + <BC> → <HL>

Warning: It will add the regpair content to the content of <HL> & store the value in <HL>. As 2 addition is performed here it's called double addition.

ef) STA: Store accumulator direct (data transfer ins.)

general format: STA 16 bit address

Eg - STA 0000

$\xleftarrow{[A]} \boxed{32} \xrightarrow{[A]} 0000$

Warning: ft stores the address of the memory. The starting address is given directly to the instruction.

Ques what is the need to demultiplexing the address / data bus? How it is done?

The address / data bus is demultiplexed to avoid mixing up of address / data bits, delivering the received segments at the receiver side to the correct app layer.

It is needed because it needed to fit in a 40-pin package. Demultiplexing is used to collect the digital infos from

a 16 bit word
available in
we hence left
flag reg. on

we store result
logical operation
in 16-bit no.
6 flags.

at if the
is an ambiguity
in cases
MSB, left
before the
are used
options.
is

of we

If the

done

by after

[~~Explanation~~ explanation]

able

Let

add

carries

ins. INR m)

1st's say

data + so

while reading them

Java notes

For: box no. prog (in phn)

multiple sources can also write
into a single source via class

Do how it is done - ALE signal is used to demultiplex the
lower order address bus (A₀ - A₇).

* disadv 3) Draw & explain the flag registers of 8085.

4) Explain the function of HOLD, S₀, S₁, READY
IN & RD by signal of 8085 CPU.

5) Draw & explain the timing diagram for
the instruction INR m. (INR m)

It is a 1 byte (8 bit) instruction, m content
here opcode - INR increment counter of
operand - m

So, here we need to perform F (Fetch) + mR
(memory read) + MW (Memory write)


Timing diagram - [~~Explanation~~ explanation]

Let I_{N R} m = opcode
I_{N R} m = Fetch → memory-read
(go to address of RAM)
m & read the data (init)
val to P50H

I_{N R} is pointing
this mem. add.
E1H → E2H

data + so
while reading them
I_{N R} m = 34H (opcode is also a data, so the RD will be active low)

as E₂ is going to be write not read.
same condition like goes for WB, it is also active
low for write, data write here referred to write
cycle (E₂) only



6) Interface one 8KB RAM of 16KB EPROM
with 8085 in absolute decoding technique.

$$8 \text{ KB} = 2^3 \times 2^{10} \times 8 \text{ bits}$$

$$= 2^{13} \times 8 \text{ bits}$$

$$16 \text{ KB} = 2^4 \times 2^{10} \times 8 \text{ bits}$$

$$= 2^{14} \times 8 \text{ bits}$$

→ flag is a 16 bit word
→ flags available in
+ bits are hence left
types of flag reg. in

This are 54000 used
for logical operation
8 bit on 16-bit no.
following 6 flags.

SF,
be set if the
happens in cases
in in MSB, before
to store the

ags are used
operations.
flags

set of we
code. If the A8-A15
be done ALE

sump of

enable

handel

the NR

use

ref. so



5,

Java notes

Form complex no. prog (in phn)

can also write

in public class



(internal part slot)

Explain the instruction with suitable example.
by LDA X, by LHLD [Done]

DAA: Decimal adjust accumulator (A & L (logical) ins)
General format: DAA reg/m

Warning: It converts a binary value into BCD
automatically.

$$\text{Eg: } (12)_{10} = 1100 \\ (12)_{BCD} = 0001\ 0010$$

$$(18)_{10} = 1001\ 0000$$

$$(18)_{BCD} = 1100\ 0000$$

DADD: Add immediate 8 bit data (A & L (arithmatic))

GF: ADD 8-bit data

Warning: If add the 8-bit data in the ins immediately
with the Content of accumulator & Store the result
in accumulator.

$$\text{Eg: } ADD 30 \rightarrow \langle A \rangle + 30 \rightarrow \langle A \rangle$$

LCMC: Complement carry (A & L (arithmatic))

AF: CMC

Warning: It complements the content of the carry.

$$\text{Eg: } \langle C \rangle \leftarrow 0101 \\ \downarrow \text{CMC} \\ \langle C \rangle \leftarrow 1010$$

2) What is the need for demultiplexing the address/
data bus? How it is done? - [Done]

3) Explain the flag structure of 8085 MP with suitable
example. - [Done]

flags available in bits are hence lost. flags of flag reg. are stored back on logical operation it on 16-bit having 6 flags.

Set if the after an arithmetic operation in cases in MSB, left store the

are used

PS

of w

IS

6) Draw & explain the timing diagram for the instruction INR n. - [Done]

Java notes

For complex no. prog (in phn)

Explain the func of 8085 we can also write at public class

PC register of 8085 up. - [Done]

Interface one 16KB RAM & 8KB EPROM 8085 in absolute decoding technique. - [Done]

Just change in memory map for 16KB EPROM \rightarrow (C000 - FFFF)H

for 8KB EPROM \rightarrow (0000 - 1FFF)H

[Exchange the pos. of chip]

RAM will be of $2^{14} \times 8$ bits

[There will be a A with it]

A₁₃

like

different

metho.

any

Instruction (1st slot)

b) Explain the instructions with suitable example.

c) LDA: load accumulator direct (data transfer instruction)

AF: LDA 16-bit address

Working: It loads the content available in the 16-bit address of the instruction to the accumulator.


Eg: LDA 3000H LAS \leftarrow 3000

d) SHLD: Store HL register pair direct (data transfer instruction)

AF: SHLD 16-bit memory address

Working: Same as LHLD, but it will store the C14 content in the 16-bit address available in the mem instructions & then automatically store the content of C14 in the next 16-bit address.

Eg: SHLD 3100



EXCHG - [Done]

e) AND: Logical AND, 8-bit data with accumulators (A&B (logical instruction))

AF: AND 8-bit data

Working: It will do logical AND of 8-bit data available in the given instruction with accumulator & store the result in the accumulator.

Eg: AND 00H \Rightarrow CAH.00 \rightarrow LAH (res=00)

3 ~ 16 bit words
3 available pins

is available in
one genre left.
if flag reg. on

are \$1.00 each
a logical operation
- on 16-bit no-
thing & flags.

string & plaster.

If we use generation flags and if it is known and re-used, then the code can be stored in memory.

- You
to
" with
S. 1

READY E SHUTTER
PLAY SIGNAL

卷之四

16

104

卷之三

Java notes
Page No. no. 009 (in pdf)

Wise we can also use the use of public class

of wet & dry moments

Explanation in detail $\sim 11 \sqrt{100}$

James R. G. - In the folio
the formation of
diamonds from

as, if enables writing fiction addressee's the title.

On the other hand, when one or more values is used, often the order of the elements in the list does not matter.

is calling by to increase sources the demand

for
able
for
int
able
so
same
in
the
is

as in interchanging the output stages

Flag - Jinen - Done

Re. - Some of 8005 lbs

of 40/m², RESET

aut

KUDU PARK

Timing diagram -

Rest - Done

rest → bone

g) draw & explain the timing diagram from the instruction per m. content of the available diagram (decrease address) by o)

DR \rightarrow write instruction
DR \rightarrow write instruction
Here we need to perform memory read \rightarrow memory write
(mw)

DR m= DR_{can} (P)
DR_{can} leg

$$E \rightarrow H^+$$

Timing diagram

Complex - no / in exchange of []
Complex - no / as if nothing is mentioned

before

class

publ

ily

th

of

reas

fix o

g

this

an

Name

we

&

Sce

by

vall

LIRE

