

16/1/23

Computer Architecture and System

The history of Computer

From what is computer? what's the character?

- Compute → Computer
- The father of the engineer computer Charles Babbage (Annieus).

- i) The 1st electronic Computer / 1st generation (mechanical era) Computer is vacuum tube. [1946 onwards] [language used at that time = Assembly language low level language]

No use of high level language
Example = UNIVAC, ERA. [Disadvantage = very large, takes much space]

- ii) After that transistor comes. It is very small, take less space. High level language is used → 2nd generation.


- iii) 3rd generation, IC used. It introduced after 1971. After that multiprogramming concept came. In Small Scale Integration chip has 1000 ICs, Large 120,000 ICs etc. [Representative machine = IBM]

- iv) 4th generation - Semiconductor memory

Real time OS = The OS that is used in

- Distributive Programming = A computer system program that runs within a distributed system is called a distributive

- Parallel Programming = In simple terms, it is the process of decomposing a problem into smaller tasks that can be executed at the same time using multiple computer resources.
- Centralized Programming = It is a type of computing architecture where all or most of the processing/computing is performed on a central server.
- 1st programmer is female = Ada Lovelace (1815-1852)
- Store programme concept (IAS Computer) - All the program and data are stored in the same memory (Idea of Christian University) A computer that stores instructions in its memory to enable it to perform a variety of tasks in sequence.
- Hardware architecture - Once or intermittent hardware architecture is the representation of an engineered car to be engineered electronic or electromechanical hardware systems, and the process and discipline for effectively implementing the design(s).
- Christian university architecture for such a system. The Christian colleges included here offer your major of interest: you Non-Neumann architecture (2022)



Computer system contains 3 resources

- 1) Hardware 2) Software 3) Human resources

Key board, mouse (PC is the real devices)

CPU - has 2 components 1) CU 2) ALU

CU → It receives the address and control lines from the memory and gives instructions to the memory.

ALU → It performs the arithmetic and logical operations on the data received from the memory.

Bringing data → CPU → load

Storing data → CPU → store

Address movement is one direction

Data input is a control instruction

Output

BIOS = Basic Input Output System (F2 / del)

POST = Powers on self test (This is a test whenever you are switching on PC).

Booting = In computing, booting is the process of starting a computer as initiated via hard-

s a type of
all or most
is [cloud].

Ada Lovelace (1815-1852)

(Computer).

stored

of christian

stores instruc-

it to perform

of tasks in seque-

nce or intermit-

the name -

Can to be

omechanical

process and

ing the design(s)

for such a

Harvard Architecture - CPU cannot do both things together (Read the instruction & read/write data). Harvard Architecture is the computer architecture that contains separate storage of separate buses (Single path) for instruction & data. It was basically developed to overcome the bottleneck of von neumann's architecture. The main advantage of having separate buses for instruction and data is that the CPU can access instructions & read/write data at same time.

DOS - basic input

POST - Power on self test (POST) a test


wave such as a button or by a software command.

• CPU is connected to RAM

• CPU is not connected to hard disk.

• 4th generation Computers - (Virtual Computer)
In computing, the term virtual refers to a digitally replicated version of something real, whether it's a machine, a switch, memory, even memory.

• Boot Strap loaders stored at ROM. It loads out OS from Harddisk to RAM. RAM booting.



• Compiler, OS → System Program

• Powerpoint, Excel, Word etc. → Application Program

What is Computer organization & Architecture?
(trans parent visible to the parts of the computer)

Programmer

Ex-Interfacing

c. architecture

It is the branch of study that is with the conceptual design & basic overview of a Computer system.

It refers to the parameters of a Computer system these are visible to the users.

If deals with the attributes that have a direct impact on the execution

of a programme.

If includes instruction

addressing modes,

instruction formats,

etc.

c. organization

It is a lower level more concrete description of the system that involves how the constituents of part of the system are interconnected and how they interoperate in order to realize the architecture specifications.

The organisational issues include the hardware details

transparent to them

programmers like the

memory technology,

the interfacing between

CPU and the

peripherals, system

etc.

interconnect components like

computer

buses and switches.
EX -

- What is CPU, key board etc -- (Basic things)

CPU - A Central Processing Unit, also called a central processor, main processors or device just processor is the electronic circuitry that executes instructions comprising a computer's program. The CPU performs basic arithmetic, logics, controlling, and input/output operations specified by the instructions in the program.


Keyboard - A computer keyboard is a peripheral input device modeled after the typewriter keyboard, which uses an arrangement of buttons or keys to act as mechanical levers or electronic switches.

monitor - A computer monitor is an output device that displays information in pictorial or textual form.

mouse - A computer mouse is a hand-held pointing device that detects two-dimensional motion relative to a surface. The motion is typically translated into the motion of a pointer on a display, which allows a smooth control of the graphical user

interface of a computer.

- Structure of an IAS computer



PCU: Program Control Unit

AC: Accumulator

MQ: Multiplier-Quotient

[Designed-1946]

PR: Data Register

IBR: Instruction Buffer Register

IR: Instruction Register

MAR: Memory Address Register


PC: Program Counter

All the registers are invented by vacuum tubes

Features of IAS Computer

- 1) The program and data stored in the same memory.
- 2) The C. executes the prog. in the same sequence as directed by the instruction.
- 3) The prog. can modify itself when the C. is executing.

Instruction in an IAS C. [Structure]



- The instruction is 40 words long.
- The size of register is 40 bits.
- Primary memory contains storage of 40 bits.
- Point is controlled by a clock for next fetch (not yet mentioned).
- Fetching → decoding → operation I.
- AC > Source of the operand and destination of operand is AC. the result of any operation

It is most imp. register.

543
AC 5, MCQ 13

- AC, mem. used for storing the result.
- loader - In computer systems a loader is the part of an operating system that is responsible for loading programs and libraries.
- linker - A linker is an important utility program that takes the object files produced by the assemblers and compilers and others code to join them into a single executable file. There are 2 types of linkers, dynamic and linkage.

l001	L1
l002	L2
l003	L3
l004	L4
l005	...

PC = loads the address of memory location that is to be fetched (executed next).

MAP: the program that is getting to be fetched (work of MAP).

PC 1002 if we take a loop then MAP may not be followed.

(Q) Explain the IAS Structure?

(Q) What is Store Prog. Concept?

(Q) Diff b/w Human and hardware accn? (maybe chennai University)

- Q where hardware arch. is used?
- Q what is Von-Neumann Bottleneck?
- Q what is the remedy of von-Neumann Bottleneck?
- Embedded system - An embedded system is a computer system - a combination of a computer processor, computer memory and I/O peripheral devices - that has a dedicated function within a larger mechanical or electronic system.
- Frequently executed program are used in cache memory.
- FRAM is used for general use of comp., h.c is used for mobile [Caz (chinton University comp. arch.)]

Von-Neumann Bottleneck

The speed difference between it is a limitation on throughput caused by the standard personal computer architecture. The term is named for John von Neumann, who developed the theory behind the architecture of modern computers. Earlier computers were fed programs and data for processing while they were running.

15	16
17	18
19	20
21	22
23	24

- ① Explain the IAS structure and working
② * the diagram.

The IAS machine was a binary computer with a 40-bit word, storing two 20-bit instructions in each word. The memory was 1024 words (5.1 kilobytes). Negative no. were represented in two's complement format. It had two general-purpose registers available; the accumulator (AC) and multiplier/quotient (MQ).

② What is stored programme concept? Stored-program computers, are computers that stores instructions in its memory to enable it to perform a variety of tasks in sequence or intermittently. One of the most imp feature of a stored-program computer is being able to store the programs as well as the data together in the memory. This concept of the stored-program computer can be traced back to the 1936 theoretical concept of a universal turing machine. The 5 essentials of stored prog concepts are - an arithmetic logic unit, a control unit, a memory, some form of input/output and a system bus that provides a data path between these parts.

③ Difference between von Neumann and Harvard architecture -

Von Neumann Arch.

- 1) It is ancient computer architecture based on stored program computers concept.

- 2) Same physical memory address is used for instructions and data.

- 3) There is common bus for data and instruction transfer.

- 4) Two clock cycles are required to execute single instruction.

- 5) It is cheaper in cost.

- 6) It is used in personal computers and small computers.

Harvard arch.

- 1) It is modern computers architecture based on Harvard mark I relay based model.

- 2) Separate physical memory address is used for instructions and data.

- 3) Separate buses are used for transferring data and instruction.

- 4) An instruction is executed in a single cycle.

- 5) CPU can access instructions and data at the same time.

- 6) It is used in micro controllers and signal processing.

- 7) It is used in micro controllers and signal processing.

Q Where Harvard Architecture is used?

It is used primarily for small embedded computers and signal processing (DSP).

Von Neumann is better for desktop computers, laptops, workstations and high performance computers. Some computers may use advantages from both architectures.

Q What is Von Neumann bottleneck?

Done.

Q What is the remedy of Von Neumann bottleneck?

Caching is a common method used to overcome the Von Neumann bottleneck. Prefetching. Instructions and data that are expected to be used first are fetched into the cache in advance so they're immediately available when needed.

They are stored in memory.

24/1/23


Data representation of computer Architecture

Have to study the entire no. numbers system, Complement signed magnitude representation, range of signed num is striking mag. Disadvantages of signed mag, 1's complement & 2's complement advantages fixed point representation, arithmetic operating of fixed point no., 10's complement

Floating point representation

- 3 bits (8) → exponent
mantissa → base - 101×2^0 add Base = 2

Mantissa and exponent will be stored in memory no need to store base



The format for representing floating point no. -

$$+ M \times B^E$$

there is no space of storing the sign of exponent, that's why Biased exponent is needed

range of 8-bit no - [-127 to 128] =

$-2^{n-1} - 1 \text{ to } 2^{n-1}$

Biased exponent we will add the PA no. of exponent to make of 0, that's why the exp come to 0 → 2²⁵⁵, [For 8 bit]

$$\begin{aligned} Sx &= 5 \times 10 + 127 \quad \text{add } 127 \\ &= 5 \times 10 - 127 + 127 \\ &= 5 \times 10 \end{aligned}$$

Normalization [formula = $(1.N) \times 2^{E-127}$]

$$111.01 \times 2^3$$

↓ normalization

1.1101×2^7 [one digit must have to almost present before Point]

sign	exp	1101000...0
mantissa		

① Represent -1.75 as IEEE 754 floating point format

so,

$$2^{11-1} \times 0.11100000000000000000000$$

$$(01) \rightarrow \text{implement float}$$

$$0.5 \times 2^0 = 0.5$$

$$\begin{aligned} -1.75 &= (0.111) \times 2^0 \\ &= -0.111 \times 2^1 \end{aligned}$$

mantissa format

$$0000000110010000$$

~~2~~ ~~200~~ ~~391~~ prior protocol set up so
1100 - 0

$\frac{0}{\text{sym}}$ $\frac{0 \ 0 \ 0 \ 1 \ 0 0}{1 \ 0 0 \ 0 0 \ 0 0 \ 0}$ $\frac{100000000}{100000000}$
 \downarrow \downarrow \downarrow
16. SBrn amation

$$C' (1-n) \times 2^{E-31} \rightarrow 1555 \times 15$$

$$\frac{128}{1256} \times 384^0$$

$$E-31 = 4-31=26$$

3.1

$$\underline{1.384 \times 10^{-26}}$$

$$BAP + 31 = 4$$

Binary -> (f. & p.)?

If EER is big then
represent it in IEEE
format while representing IEEE
PSL

Done by
2 Feb 6pm

$$by +1.384 \times 10^{-26}$$

- ① Based on representing Biased EXP
normalization, what are the advantages
of using normalization, represent
a no. in floating point IEEE 754.

represent the reverse of this.

• Fixed point representations
Number system

① Advantages of Singed magnitude-

You can determine whether a number
is negative or non-negative simply
by testing the most significant bit.
It is easy to understand and encode.

Disadvantage - one of the bit

Patterns is wasted. Addition doesn't
work the way we want it to do.

- 1) Need additional bit for sign.
- 2) Not convenient for arithmetic evaluation
- 3) There are two representations of
zero.

zero

00000000000000000000000000000000

1 - 00000000000000000000000000000000

$$\begin{aligned}00000000 &= +0_{10} \\10000000 &= -0_{10}\end{aligned}$$

② 1's complement representation

Advantages - it is still relatively simple to
represent the numbers.

i) Simple Add/Subtract circuit design
(subtracting a number from another
involves complementing the subtracted
and then adding it to the other number).

Disadvantages -

ii) Has the problem of double representing
the 0 (-0 and +0),

iii) It may require two addition operations
as, if there is a carry but it has
to be added to get the correct result.

③ Advantages and Disadvantages of
2's complement -

Advantages - i) only one representation
of zero

ii) Addition algorithm will not depend
on the "sign" of a number.

Disadvantages - ii) one more negative number
than there is positive numbers.

$-32 = 10000$, but there is no way to show $+32$. (No way to show the representation of a negative number.)

④ overflow (underflow) →
Definition of overflow -
Result of an arithmetic operation is too large (or small) to be represented in the numbers of bits available. / The answers to an addition or subtraction exceeds the magnitude that can be represented with the allotted number of bits.
Detection - varies with the representation.
For unsigned binary, this is determined by a carry out of the MSB.

$$\begin{array}{r} 10101101 \\ + 01101100 \\ \hline 10001100 \end{array}$$

8 bit Operands

⑤ carry & overflow -

This is a first sign overflow condition -

$$\begin{array}{r} 10101101 \\ - 01101100 \\ \hline 10001100 \end{array}$$

If this is a two's complement number - NO

A negative number plus a positive number can't produce overflow on a two's complement architecture.

The range of signed magnitude

⑥ For unsigned Binary Number: 0 to (2^{n-1})
 $\rightarrow 0$ to $(2^8 - 1) \rightarrow 0$ to 255

For signed Binary Number:

$$-(2^{n-1} - 1) \text{ to } (2^{n-1} - 1)$$

$$-(2^7 - 1) \text{ to } (2^7 - 1) \rightarrow (-128) \text{ to } 0 \text{ to } (+127)$$

⑦ the range of 1's complement - the range of 1's complement form is from $-(2^{n-1} - 1)$ to $(2^{n-1} - 1)$, i.e. Range of 6 bit 1's complement form binary number is from $-(2^5 - 1)$ to $(2^5 - 1)$ - which is minimum -31 (i.e., 100000) to maximum value +31 (i.e., 01111). And zero (0) has two representation - 0 (i.e., 11111) and +0 (i.e., 00000).

⑧ Range of 2's complement -

In general, the range of an n -bit two's complement number spans $[-2^{n-1}, 2^{n-1} - 1]$. It should make sense that there is one more negative numbers than positive numbers because there is no -0.

⑨ Fixed point representation - In computer, fixed-point representation is a real data type for numbers. Fixed point representation can convert data into binary form, and then the data is processed, stored, and used by the computer. It has a fixed number of bits for the integral and fractional parts.

⑩ 10's complement - 10's complement of decimal numbers can be found by adding 1 to the 9's complement of that decimal number. It is just like 2's complement in binary numbers representation. For ex. if the decimal no. 456, 9's complement will be 999 - 456 which will be 543. Now, 10's complement will be 543 + 1 = 544.

⑪ Normalization - It is the process of reorganizing data in a database so that it meets two basic requirements: there is no redundancy of data, all data is stored in only one place; data dependencies are logical \rightarrow all related data items are stored together.

⑫ Bias representation - offset binary, also referred to as excess-k, excess-N, excess-e, excess code or biased representation, is a method for signed numbers representation where a signed number n_m is represented by the bit pattern corresponding to the unsigned number n_k k being the biasing value or offset.

⑬ Exponent bias - In floating-point arithmetic, a biased exponent is the result of adding some constant (called the bias) to the exponent chosen to make the range of the exponent nonnegative. Biased exponents are particularly useful when encoding and decoding the floating-point representation.

of subnormal numbers.

(ii) Advantages of normalization →

1) Direct translation from logical

to physical design in RDBMS.

2) Reduced data redundancy.

3) Protection against update and delete anomalies.

4) Ability to add or delete entities,

attributes and relations without wholesale restructuring of tables.

Disadvantages of normalization →

1) Maintaining more tables is a bit messy.

2) Nested queries over multiple tables gets tricky.

(iii) Advantages of 1NF →

1) It is a combination of 2 normal forms.

2) It is a part of 3NF (part of 3NF).

3) It is a part of 4NF (part of 4NF).

4) It is a part of 5NF (part of 5NF).

5) It is a part of 6NF (part of 6NF).

6) It is a part of 7NF (part of 7NF).

7) It is a part of 8NF (part of 8NF).

8) It is a part of 9NF (part of 9NF).

Addition & Subtraction (Binary)


Half adder - It is a combinational logic circuit. You can design it by connecting one AND gate and one OR gate. A half adder circuit consists of 2 input terminals, namely A and B. Both of these add two input digits (one-bit numbers) and generate the output in the form of a carry and a sum.

$$\begin{array}{r} x \\ + y \\ \hline \text{CS} \\ \text{C} \\ \text{S} \end{array}$$
$$\begin{array}{r} 0 \\ 0 \\ \hline 0 \\ 0 \\ 0 \end{array}$$
$$\begin{array}{r} 0 \\ 1 \\ \hline 0 \\ 1 \\ 0 \end{array}$$
$$\begin{array}{r} 1 \\ 0 \\ \hline 0 \\ 1 \\ 1 \end{array}$$
$$\begin{array}{r} 1 \\ 1 \\ \hline 1 \\ 1 \\ 0 \end{array}$$

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$C = x \cdot y, S = x \oplus y \leftarrow \text{Eqn}$$

Symbol




K-maps

x	y	0	0
x	y	0	1
x	y	1	0

x	y	0	1
x	y	1	0
x	y	1	1

Circuit -




- Full Adder - A full adder circuit is central to most digital circuits that perform addition or subtraction. It is so called because it adds together two binary digits, plus a carry-in digit to produce a sum and carry-out digit. It therefore has three inputs and two outputs.

$$\begin{array}{r}
 x \\
 + y \\
 + 2(\text{carry in}) \\
 \hline
 \text{sum}
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 + 0 \\
 0 \\
 \hline
 00
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 + 0 \\
 1 \\
 \hline
 01
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 + 0 \\
 1 \\
 \hline
 01
 \end{array}
 \quad
 \begin{array}{r}
 0 \\
 + 1 \\
 1 \\
 \hline
 10
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 0 \\
 0 \\
 \hline
 01
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 1 \\
 0 \\
 \hline
 10
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 + 1 \\
 1 \\
 \hline
 11
 \end{array}$$

L V
Candy Sun


out TF

C	S	D	O_1
0 0 0	0 0		H
0 0 1	0 ,	0 1	
0 1 0	0		
0 1 1	0 $\oplus x + 2 \Rightarrow D = 3$	$x + 2$	
1 0 0	1 0		Ind of x
1 0 1	0 1	AH	
1 1 0	1 0		
1 1 1	1 1	1 0 0 1	29001




$$\overleftarrow{C^2} \times z + \alpha y + yz$$


symbol




$$S = x \oplus y \oplus z$$



Circuit



- F.A using H.A




• Half subtractor

It is a combinational circuit which is used to perform subtraction of 2 bits. It has 2 inputs, A (minuend) and B (subtrahend) and two outputs difference and borrow. The logic symbol and truth table are:

x	0	0	1	1
$-y$	0	-1	-0	-1
B	00	11	01	00
D				

Borrow
Difference



K-map


B	x	y
0	0	0
0	1	1

D	x	y
0	0	0
1	1	0


Eqn

$$B = \bar{x}y$$

Symbol -



Circuit -



• Full subtractor

It is a combinational circuit that performs subtraction involving three bits; namely A (minuend), B (subtrahend) and B_{in} (borrow-in).

x	0	0	0	1	1	1
$-y$	0	1	1	0	0	1
$-z$ (Borrow in)	0	1	0	1	0	1
B	00	11	10	01	00	11
D						

Borrow out
Difference

x	y	z	B	D
0	0	0	0	00
0	0	1	1	11
0	1	0	1	11
0	1	1	1	10
1	0	0	0	1
1	0	1	0	00
1	1	0	0	00
1	1	1	1	10

B	x	y	z
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0
0	0	1	0
1	1	1	1


(B + B' + y) with z not don't care

$$\begin{aligned} B &= \bar{x}y + \bar{x}\bar{y} + xy \\ &= \bar{x}(y + \bar{y}) + xy \\ &= \bar{x} + xy \end{aligned}$$


x	y	D
0	1	0
1	0	1

$$D = x \oplus y \oplus z$$

Circuit




• FS in the form of H.S.



• Subtraction (by using 4 bit)

$$\begin{array}{r}
 & 0111 \\
 - 5 & 1011 \\
 \hline
 & 0101 \quad \text{2's complement} \\
 & 1011 \\
 \hline
 & 0111 \\
 - 7 & 1001 \\
 \hline
 & 1100 \quad (+2) \\
 & 1001 \\
 \hline
 & 1110 \quad \text{2's complement} \\
 & 0010 \quad (-2)
 \end{array}$$




$$\begin{array}{r}
 7 \\
 5 \\
 \hline
 2
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 + 1010 \\
 \hline
 10001
 \end{array}
 \quad
 \begin{array}{r}
 0101 \\
 \downarrow \\
 1010
 \end{array}
 \quad
 \left\{ \begin{array}{l} \text{By 1's} \\ \text{Complement} \end{array} \right.$$

$$\begin{array}{r}
 5 \\
 7 \\
 \hline
 2
 \end{array}
 \quad
 \begin{array}{r}
 0101 \\
 + 1000 \\
 \hline
 1101
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 \downarrow \\
 1000
 \end{array}
 \quad
 \left\{ \begin{array}{l} \text{By 1's} \\ \text{Complement} \end{array} \right.$$

$$\begin{array}{r}
 0010 \\
 \downarrow \\
 -0010
 \end{array}
 \quad (-2)$$

Adders / Subtractors ($A \pm B$)



Bitwise Complement (B)

$$\begin{array}{r}
 2 \\
 + 3 \\
 \hline
 5
 \end{array}
 \quad
 \begin{array}{r}
 0010 \\
 + 0011 \\
 \hline
 0101
 \end{array}
 \quad
 \begin{array}{l}
 \text{1's complement } + 1 \\
 \text{If } C_0 = 0 \text{ pass } B \text{ and it} \\
 \text{will be simple addition}
 \end{array}$$


$$\begin{array}{r}
 2 \\
 - 3 \\
 \hline
 -1
 \end{array}
 \quad
 \begin{array}{r}
 0010 \\
 + 1100 \\
 \hline
 1110
 \end{array}
 \quad
 \begin{array}{l}
 \text{If } C_0 = 1 \text{ pass complement} \\
 \text{of } B \text{ and then it is} \\
 \text{normal addition}
 \end{array}$$

$$\begin{array}{r}
 1110 \\
 \downarrow \\
 -0010
 \end{array}
 \quad (-1)$$

(Clk)

Hardware implementation for unsigned no.
1) Adder, Subtractor (Addition, Subtraction)
Done

30/11/23



OF = Overflow bit

SW = Switch (select addition or subtraction)

Block diagram of hardware for

Addition and subtraction

modern branching to next algorithm

Big Endian & Little Endian

01 2 3 4 5 6 7 8
MSB LSB

01	2003
23	2002
45	2001
67	2000

Definition-
The term endian
refers to the
order of storing
bytes in computer's
memory. In big-
 endian scheme
the MSB is stored in
the lowest memory
address and the
while in little
 endian scheme the
LSB is stored in the highest
memory address.


Representation
for little
endian

67	2003
45	2002
23	2001
01	2000

Big Endian representation


to unsigned words

Multiplication of Unsigned Numbers



$$7 \times 3$$

$$0111 \times 0011$$



Count		A (multiplicand)	S (multiplication)	M (multiplicand)
Initial		0	0	1101
1st cycle Count=1	0	1011	1101 (initial)	1011
	0	0101	1110	1011
2nd cycle Count=2	0	0010	1111	1011
	0	1101	1111 (initial)	1011
	0	0110	01011	01011

4th cycle Count=1	1	0001	1111	1011	Add shift right
	1	1000	1111	1011	

$$\text{Ans}_2: 11 \times 13 = 10001111$$

[After shifting the empty place will fill by 0 bit in carry]

Booth's multiplication (For signed no.)


$$\begin{array}{r} 1001 \\ \times 30011 \\ \hline 1111001 \end{array}$$



$$\begin{array}{r} 1001 \\ \times 0011 \\ \hline 0000001 \end{array}$$

$$\begin{array}{r} 1001 \\ \times 0011 \\ \hline 0000001 \end{array}$$

Advantages of the problems of unsigned approach (multip.)


- Much more efficient for multiplying neg. no.
- Precision needs to be doubled ahead of time. This means all the additions must be double precision.
- Booth's Algorithm for multiplication of signed no.





Advantage of Booth's algo

Only Y290 operations are needed.



$$\text{Ans} = 00010101 \left[(21)_{10} \right]$$

[What is shifting
will fulfill the
empty place]

[the empty bit
will filled by
the 1st bit]

HW

① 7×3 (multiply it)

$$(101 \times 001)$$

A	\oplus (multiplying)	$B-1$	Multiplying	1100	1001
Initial	0000	0011	0	1001	Initial values
1st cycle	0111	001	0	1001	$A \leftarrow A - m$
2nd cycle	0011	1001	1	1001	ASR, A, B & $B-1$
3rd cycle	0001	1100	1	1100	ASR, A, B & $B-1$
4th cycle	010	1100	1	1001	$A \leftarrow A - m$
5th cycle	1101	0110	0	1001	ASR, A, B & $B-1$
6th cycle	110	1011	0	1001	ASR, A, B & $B-1$

$$\therefore \text{Ans} = 1101011 \quad [(-2)]$$

Booth's Algorithm It is a multiplication algo. that multiplies 2 signed binary numbers in two's complement notation. The algo. was invented by Andrew Donald Booth in 1950.

$$21 = \\ 00010101 \\ \downarrow 2's \\ 011101011 (-2) \\ 010101010$$

$$0111 \\ \downarrow 2's \\ 1001 \\ 21$$

Advantages of Booth's Algo

- i) The algorithm can handle positive & negative multipliers uniformly.
- ii) It achieves efficiency in the no. of additions required when the multiplier has a large block of ones or a large block of zeros.

$$[10000]110$$

3 times add/subtract


- iii) the speed is gain by skipping over the 1's and the 0's.

Division of unsigned integers (Restoring method)

$$D = 42 = 101010 \rightarrow \text{Dividend}$$

$$D_i = 11 = 1011 \rightarrow \text{Divisor}$$

Restoring method - In a division algo there is a quotient and a remainder. When we divide two numbers. Here, n-bit dividend is loaded in Q and divisor is loaded in M. Value of Register is initially kept 0 and this is the register whose value is restored during iteration due to which it is named Restoring.



	M (Divisor)	A	CQ (Dividend)	
	0011	0000	0111	Initial values
1	0011	0000	111-	Left shift A, CQ
	0011	1101	1110	$A \leftarrow A - M$
	0011	0000	1110	since $A < 0$, so, $g[0] = 0$ and $A = A + M$
2	0011	0001	110-	Left shift A, CQ
	0011	1110	1100	$A \leftarrow A - M$
	0011	0000	1100	since $A < 0$, so, $g[0] = 0$ and $A = A + M$
3	0011	0011	100-	Left shift A, CQ
	0011	0000		$A \leftarrow A - M$
	0011	0000	10001	since $A < 0$, so, $g[0] = 1$ and $A = A + M$
	0011	0000		out : 10001 of 1A
4	0011	0000	001-	Left shift A, CQ
	0011	1100	0010	$A \leftarrow A - M$
	0011	0001	11010	$A > 0$, $g[0] = 0$ and $A = A + M$

$$\text{Q (Quotient)} = 00\underset{(2)}{1}0$$

$$A \text{ (Remainder)} = 0001(1)_{10}$$


//not needed

Non-Restoring method(Algo) = Non-

restoring Division Algorithm (NRDA)

comes from the restoring division.

The restoring algorithm calculates the remainders by successively subtracting the shifted denominators from the numerators until the remainder is in the appropriate range. The operation in each step depends on the result of the previous step.



$$0/00 = (\text{undefined}) Q$$
$$(1/1) 1/000 = (\text{undefined}) A$$

Imps

① Digitals, fixed point (1's, 2's, signed), Addition Subtraction using complements (1's, 2's, 1's, 2's), floating point, hardware circuits.

② Numbers System, Conversions, add and sub - using complements, fixed point representation, floating point to IEEE754, hardware (kt for adders, subtractors, unsigned mult.) signed mult., restoring division method. (Stallings)

Computer instruction set

Instruction Set \rightarrow It is a computer architecture. The design of boundary of programmers & hardware.

i) What is an instruction?

ii) What is an instruction set?

Instruction: Command that we give to CPU to perform a program.

Instruction set = the whole set of instructions.

Instruction \times Program size

i) The diff of instruction & instruction set?

ii) What is instruction format?

7/23

ng division
m calculate
successively
denominators
til the
appropriate
each step
of the

001	1100	1100
	0010	1100
0011	1100	1100
two	4bit	

 sum	$100 \text{ } 00$	1100	$11 \text{ } 00$
$8[0]$	00111		

addend | subtractor

adder/subtractors

iii) The diff of instruction & instruction set?
↳ big instruction format?

floating point, hardware circuits.
 -> System, Conversions, add and
 -> fixed point

```

    graph TD
      A[m * g] --> B[format]
      A --> C[multiplier]
      D[m] --> E[constant]
      C --- F[DN, g, m]
      E --- F
      F --> G[format]
      F --> H[divisor]
      H --> I[dividend]
      I --> J[In table]
      J --> K[m, g]
      J --> L[constant]
      K --> M[changeable]
      L --> M
  
```

Program size → ins. length → memory & execution time →
No. of address field → No. of bits in a line →
Instruction & instruction set?

Instruction format (X AND)

opcode	operands	mode
--------	----------	------

Opcode = operation code, the operation that need to be performed
Operands = on which you are going to apply your operations

Ex: ADD R1, R2, R3
Source Destination
R1 \leftarrow R2 + R3 [At 1st we will keep destination address]

mode = the no. of ways by which we can specify our operation.

(CPU organization)

► Single Accumulator Based CPU

[Accumulator works as both destination & source]



AC \leftarrow 5

AC \leftarrow AC + 4

AC is maintained to all the instructions


Stack information is held in

2) Register Based CPU Organization =
(CPU has large no. of special general purpose registers)

ADD R1, R2, R3

R1 \leftarrow R2 + R3

3) Stack Based CPU Organization



SP = Special Purpose registers, Stack Pointers

R1 \leftarrow [SP] — [the content of that location that is, held by SP]

[Here, CPU has a no. of special purpose registers]

Single Accumulator CPU organisation

- Advantages -
- ① One of the operand is always held by the accumulator register. This results in shorter instruction.
 - ② Fewer & less memory space.
 - ③ Instruction cycle takes less time because it saves time in instruction fetching from memory.

Disadvantages -

- i) When complex expression are computed, programme size increases due to the usage of many short instructions to execute it.

② As the no. of instructions increases for a programme the execution time ~~ex~~ increases.

ii) Register based CPU organization

Advantages

- i) Since large no. of registers are used in this organization, the efficiency of the CPU increases.

- ii) Less memory space is used to store the programme since the instructions are used in a more compact way.

Disadvantages

- ① Care should be taken to avoid unnecessary usage of registers.
- ② The organization involves more cost since large no. of registers ~~are~~ is used.

iii) Stack based CPU organization

Advantages

- i) Efficient computation of complex arithmetic expressions.
- ii) Execution of instructions is fast because operand data are stored in consecutive memory location.
- iii) Since instruction do not have address field, the length of instruction is short. (few no. of instructions)

Disadvantages -

- i) Programme size increases.

Instruction length

The length of an instruction depends on the no. of address field used in it.

Advantage and disadvantage of using the no. of address in an instruction are -

- ① The fewer the addresses → the shorter the instruction. [No. of address field or no. of ins.]
- ② Long instructions ~~with~~ multiple addresses usually required more complex decoding and processing units.

② Limiting the no. of addresses also limits the range of functions each instruction can perform.
 [Because the no. of instructions (addresses) flexibility will also reduce]

③ Fewer addresses means more primitive instructions. So longer programmes are needed.

④ Large programmes require longer execution time. (Large memory space also)

$$EA = (A+B) * (C+D)$$

Three Address Instruction (Each

OpCode can represent 3 instruction is followed by operands / addresses

ADD R1, M[A], M[B] $R_1 \leftarrow M[A] + M[B]$

ADD R2, C, D $R_2 \leftarrow M[C] + M[D]$

MUL X, R1, R2 $M[X] \leftarrow R_1 * R_2$

$[m[i]] \rightarrow$ Denoting the operand from memory locations
 21 bits of 10 locations

Registers based CPU

Benefits

- ① Instruction length increases but program length decreases. (Execution time decreases, it wants less memory space)

Advantage

- ① It generates short programmes.

Disadvantage

- ① It uses long instruction.

Two Address Instruction format (most popular format)

LOAD R1, A $R_1 \leftarrow M[A]$
 ADD R1, B $R_1 \leftarrow R_1 + M[B]$
 LOAD R2, C $R_2 \leftarrow M[C]$
 ADD R2, D $R_2 \leftarrow R_2 + M[D]$

MUL R1, R2 $R_1 \leftarrow R_1 * R_2$
 STORE X, R1 $M[X] \leftarrow R_1$

One Address Instruction format

LOAD A $AC \leftarrow M[A]$
 ADD B $AC \leftarrow AC + M[B]$
 STORE T $M[T] \leftarrow AC$
 LOAD C $AC \leftarrow M[C]$
 ADD D $AC \leftarrow AC + M[D]$
 STORE

Registers
Based
CPU

single
Accumulator
Based
CPU

(no need
to specify
the
Accumulator)

$\text{MUL } T \quad AC \leftarrow AC \times M[T]$
 $\text{STORE } X \quad m[X] \leftarrow AC$

Here the
 $x(A+B) + (C+D)$
 So, it doesn't
 make any problem
 but if it will
 $x = (A+B) \oplus (C+D)$
 then it will
 produce
 problem
 so here also
 we have
 local
 calculate
 the 2nd
 part (D)

Zero-Address Instruction format

PUSH A	$TOS \leftarrow m[A]$	Stack Based CPU
PUSH B	$TOS \leftarrow m[B]$	
ADD	$TOS \leftarrow A + B$	223d b B A
PUSH C	$TOS \leftarrow m[C]$	223d b B A
PUSH D	$TOS \leftarrow m[D]$	223d b B A
ADD	$TOS \leftarrow C + D$	223d b B A
MUL	$TOS \leftarrow (C+D) \times (A+B)$	223d b B A
POP X	$m[X] \leftarrow TOS$	223d b B A

[TOS = Top of Stack]

[For division And]


Subtraction we need

to do $(C+D) - (A+B)$

$(C+D) - (A+B)$

[This is the problem of
this method, but]

In three & two address there
no such problem.



① Instruction - An instruction is a set of codes that the computer's processor can understand: the code usually in 1s and 0s, or machine language. It contains instructions or tasks that control the movement of bits and bytes within the processor. Example of some instruction sets - ADD - Add two no. together.

② Instruction set - It is the set of instructions that a specific CPU actually supports. Instruction set architecture (ISA) is the set of instructions that a CPU (that implements that ISA) might or might not support.

③ Difference between instruction & instruction set - An instruction is a set of command that we give to CPU to perform a programme. Instruction set is a

Again, set of instructions that a specific CPU actually supports.

④ Instruction length = It tells the total no. of instructions defined in the processor.

" Q In instruction formats In computer architecture, the instruction format is defined as standard machine instruction format that can be directly decoded and executed by the CPU. This instruction format is simply a sequence of bits (binary 0 or 1) contained in a machine instruction that defines the layout of the instruction.

~~10/2/23~~

① One-Address

ADD R₁, B, C $R_1 \leftarrow m[B] + m[C]$ U99

ADD R₂, A, R₁ $R_2 \leftarrow m[R_1] + R_1$ U99

SUB R₃, D, E $R_3 \leftarrow R_3 - M[E]$ U99

DI V R₂, R₃ $R_2 \leftarrow R_2 / R_3$ U99

② Two-Address (not 2nd year, memory good)

MUL R₁, B $R_1 \leftarrow R_1 * m[B]$ U99

MUL R₁, C $R_1 \leftarrow R_1 * m[C]$ U99

ADD R₁, A $R_1 \leftarrow R_1 + m[A]$ U99

LOAD R₂, D $R_2 \leftarrow R_2 + m[D]$ U99

SUB R₂, E $R_2 \leftarrow R_2 - m[E]$ U99

DEF V R₁, R₂, R₃ $R_1 \leftarrow R_1 | R_2 | R_3$ U99

STORE X, R₁ $m[X] \leftarrow R_1$ U99

③ One-Address

LOAD B $AC \leftarrow AC + m[B]$ U99

MUL B, C $AC \leftarrow AC * m[C]$ U99

ADD A, AC $AC \leftarrow AC + m[A]$ U99

STORE T $m[T] \leftarrow AC$ U99

LOAD D $AC \leftarrow m[D]$ U99

SUB E, T $AC \leftarrow AC - m[E]$ U99

STORE F $AC \leftarrow m[F]$ U99

LOAD B $AC \leftarrow m[B]$ U99

MUL C $AC \leftarrow AC * m[C]$ U99

ADD A, AC $AC \leftarrow AC + m[A]$ U99

DIV T $AC \leftarrow AC / m[T]$ U99

STORE X, R₁ $m[X] \leftarrow AC$ U99

④ Zero-Address

PUSH D $TOS \leftarrow m[D]$ U99

ADD A + B $A + B \leftarrow D$ U99

DI V A + B $D \leftarrow A + B$ U99

SUB D - E $D - E \leftarrow TOS$ U99







PUSH B $TOS \leftarrow m[B]$ U99

PUSH C $TOS \leftarrow m[C]$ U99

MUL B * C $B * C \leftarrow TOS$ U99

STORE x_1, R_1 from $m[x] \leftarrow R_1$

(2) now Address



$$\rightarrow m[x] = (A + C * B) / (D - E)$$

192

→ VSH D POS CAT D-E

Addressing modes (Alt Smp)

Defination - the different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.

Advantages of using diff. Addressing modes

- ① It gives programmers the flexibility and the versatility with respect to the no. of instructions & execution time by providing various addressing modes.
- ② To reduce the length of the instruction or the size of a programme.

Class-I:- No addressing field is specified as a part of instruction.

Implied Addressing mode

In this mode the operands are indicated implicitly by the instruction. This mode is very popular in 8 bits microprocessors like intel 8085.

Ex-

BCMA

(Complement)

Accumulator)

⇒ RAL → Rotate Left

Diagram

[Op code]

no operands to Op code

Advantage - takes very little memory space

Disadvantage - No flexibility, we cannot do more operations.

Stack Addressing mode

Stack organized computers use stack addressing modes. In this addressing mode all the operands for an instruction are taken from the top of stack.

Ex-

ADD

SUB

Immediate Addressing mode

In this mode the operand is mentioned explicitly in the instruction. An immediate mode instruction contains an operand value rather than an address of it.

the address field.

Ex - $\text{ADD} \quad 05H$ [second]

(Add Immediate)
to the Accumulator

$$AC \leftarrow AC + 05$$

2)

MVF B, 05H

(Move Immediate)

$$B \leftarrow 05H$$

Addressing mode

[$AD = \text{Instruction}$
 for
 Intel 8085]

[If nothing
is said
then the
by default
operand is
AC]

[$05H =$
 05 Hex]

[B - register]

Ex

1) $\text{STA} \quad 2050H$ [second]


(Store Accumulator
Direct)



the 3A (value) will be stored at
the to memory location 2050.

2) $\text{LDA} \quad 2050H$

(Load Accumulator
Direct)





the 3A value present at the memory
location 2050 will be stored at AC.

Effective address - The location where
the operand is stored or loaded is
called effective address.

2) Indirect Addressing mode

In this mode the instruction gives
a memory address in its address
field which holds the address of
the operand. Thus the address field
of the instruction gives the address
where the effective address is stored
in memory.





this address doesn't hold our operand this will give us an address where we will have our operand (memory)

q why this process / why we need 2 address?

→ To modify our prog. during run time > to give the flexibility.

As we can't modify our prog. during run time but we can change the address that is very useful for building pointers.

→ It gives other programming flexibility this is very useful in C for building Pointers. Useful for clearing Pointers in C programming.


→ In this mode there is a scope of changing the address during run-time without changing the instruction content.

→ This organisation involves more space.

Ex-


→ STA X B

Stone Accumulator
Indirect)




CLASS-III → Address field is a register address

→ Registers Direct are Absolute Addressing mode:



Ex-

→ ADD R1, R2



[P1, P2 - General purpose registers]
[R1, R2 - Special purpose registers]

[A1, A2 - Arithmetic registers]

[B1, B2 - Bit manipulation registers]

[C1, C2 - Control registers]

[D1, D2 - Data registers]

[E1, E2 - Error registers]

[F1, F2 - Floating-point registers]

In this mode the processor registers holds the operands. The address field is a register field which contains the operands required for the instruction. This mode is useful to a long programme to store the intermediate results in the registers rather than in memory. This will result in fast


execution since registers are accessing
is faster than memory accessing.

Registers address is faster than
memory addressing.

- As you don't incur (say) the
larger instruction, extra cycles.

more of the cache line borrowed
for instruction $220\text{abbA} \rightarrow \text{III-22A}$
 $0421B$

2) Registers indirect Addressing mode



just as registers addressing is analogous to direct addressing, register indirect addressing is analogous to indirect addressing.
In both cases, the only difference is whether the address field refers to a memory location or a register. Thus, for register indirect addressing. [E.A = (R)]

The advantages and limitations of register indirect addressing are basically the same as for indirect addressing. In both cases, the address space limitation of the address field*

Class IV - Address field doesn't contain effective address. E.A = Address part

of instruction + Content of special CPU register

II Relative Addressing mode or PC-relative Addressing mode

[PC = Programme Counter]

opcode offset

E.A = Content of PC + offset
 $= 2050 + 100$

This address mode is useful for branching instruction (condition on unconditional branching) & jump instructions (goto).

In this mode the effective address is obtained by adding the content of the PC with the address part of the instruction. The instruction specifies the effective address as a relative position of the current instruction address.

Ex ~~instruction fetch bit 100010 = VI~~
~~110101 223bbbA = A.7.223bbbA~~
~~20 → PC = PC + 20~~
~~(jump on zero) isn't effective to~~
~~address. This is address part of the instruction.~~

This mode is used for specifying branch address in a branch instruction.

* is overcome by having field refer to a word length location containing an address.

In addition, register indirect addressing uses one less memory reference than indirect addressing.

Ch/
class-X

17.2.23

2) Indexed Addressing mode:

base	offset	base	offset
------	--------	------	--------

1


Index Register

$$E.A = \cancel{R[IR]} + \text{offset} + [I.R]$$

In this mode the effective address is determined by adding the contents of the index register in the address part of the instruction. This mode is useful in accessing an array operand.

[Here we can change the index, but can't change BA]

~~base offset~~ → Providing the base address of the array → 2000




Advantage - we can get the flexibility that we can change the index of the array. We can broaden it to various programs.

3) Base Addressing mode:



$$EA = \left[\begin{matrix} \text{Base} \\ \text{Register} \end{matrix} \right] + \text{offset}$$

[Base register provides the base address of an array]



[Hence the base address can change but the index is fixed.]

This mode is used for relocation of the programmes in the memory. Here the content of the B.R. holds the starting address of a memory array of operands and the address part gives a displacement. The Base Addressing

mode has an advantage over indexed addressing mode with respect to the size of the instructions because size of instructions in the 1st case is smaller than the size of instruction in the 2nd case.

Example -

- ① Suppose the 2 word instruction stored at address 2000 is LDA 2500.

Instruction cover

	2000	LDA mode	2500
1	2000	2500	
2	2001	next instruction	
3	2002		
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			

∴ PC = 2000 (As the B.A. is 2000)
 (Address of the PC = 2000)
 by following instruction

3) RI = 2300 [the address of Registers F.I.]

4) XR = 20 [Index Register] the the act. of register holds E.A. so

Add. of registers

E.A. = B.A. + I.R. = 2000 + 20

= 2520

∴ Par 2 word instruction

[PC] = B.A + 2 = 2000 + 2 = 2002

Add mode	E.A	Content of AC
Immediate	9001	2500
Register indirect	-	2300
Direct	2300 2500	2450 2700
Indirect	2500	2700
Indirect	2700	2250
Relative	[PC] + 2500 + 2002 + 2500 = 4502	3400
Indexed	3500 + 20 offset [32] = 2752	2800

Content of AC can be said operand as the E.A holds the operand.
As holding is said default we can take AC, it is a 32-bit that holds address and address (P.R) holds operand. ∴ Content of AC = Operand.

In address part, the register is present & R holds the address (E.A) not operand.


It consists of 2 steps - Fetch cycle → Execution cycle
Fetch info from memory and store it in Instruction register.

We are getting some data it stored in MAR (it stores the address of the operand), the operand is fetched by M.A.D and then execution follows.

Fetch Cycle

The Processor fetches instructions from memory one at a time and stores it into a registers of the Processor known as instruction register.

Execute Cycle - The instruction contains bits to specify the action the processor is to take. The processor interprets the bits and performs the necessary action.



Instruction Cycle State Diagram

Operand address calculation is done by addressing mode.

Instruction address is given by PC or a most of all of all vector data array from segment base.

1) Instruction address calculation - determine the address of the next instruction we expect.

2) Instruction fetch - Read instruction from its memory location into the processor.

3) Instruction operation decoding - Analyse instruction to determine type of operation to be performed and operands to be used.

4) Operand address calculation - If the operation involves reference to an operand in memory or available via IO then determine the address of the operand.

5) Operand fetch - Fetch the operand from memory or read it from IO.

6) Data operation - Perform the operation indicated in the instruction.

7) Operand store - Write the result in memory or out to IO.

In general this actions falls in 4 categories of Processor-memory

Data may be transferred from Processor to memory or vice versa.

2) Processor-IO - Data may be transferred to or from a peripheral device by transferring between the processors

and flash on IO module

3) Data processing - The processor may perform some arithmetic or logic operation on data.

4) Control - An instruction may specify that the sequence of execution be altered. (Branching)


Instruction types

1) Data processing -

a) Arithmetic instructions - ADD, SUBTRACT

b) Logical instructions - AND, OR, NOT

2) Data movement (I/O instructions)



- a) LOAD P) POP
b) STORE F) IN { I/O devices
c) PUSH F) OUT

3) Control - change the sequence of the instruction

a) Jump (conditional) - takes if - else

b) Jump (unconditional) - to the end of the program

c) NOP (no operation) → 0 (In operation (else))


dl WAIT
el HOLD
ps HALT

[DPT PROCESSOR
Direct memory
Access]

↳ (Definitions &
examples
of all)

Instruction types

i) Data Processing - It means to process the data, i.e., to convert its format. As we all know, data is very useful and when it is well presented and it becomes informative & useful. Data Processing system is also referred as information system.



In simple word data processing can be expressed as: 1) Process of conversion of data in the computer understandable format. 2) The sorting or processing of data by a computer.

Advantages - 1) Highly efficient 2) Time-saving 3) High speed, 4) Reduces errors.

Disadvantages - 1) Large power consumption, 2) Occupies large memory, 3) The cost of installation is high, 4) Wastage of memory.

a) Arithmetic instructions - Arithmetic instructions are the instructions which perform basic arithmetic operations such as addition, subtraction & a few more.

b) ADD - The content of operand one added to the content of the accumulator and the result is stored in Ac.

[DPT Processor
Direct memory
Access] ↳
↳ (Definitions &
examples
of all)

ii) SUB - Any 8bit data or the contents of a register or contents of a memory location can be subtracted from the contents of the Ac.

b) Logical instructions - They are the instructions that perform basic logical operations such as AND, OR etc. In the 8085 microprocessor, the destination operand is always the Ac. Hence logical operation works on a bitwise level.

iii) Data movement (imp) - It is the ability to move data from one place in your organization to another through technologies that include extract, transformation, load (ETL), extract, load & transform (ELT), data replication and change data capture (CDC). Primarily for the purpose of data migration and data warehousing.

Ex - The transfers of vector operand in and out of vector register is an example of data movement.

Function - MOV (move) transfers a byte, word, or doubleword from the source operand to the destination operand.

Importance - Data movement, in all of its forms, is an enabling technology rather than a solution in its own right. It is used to populate data warehouses and to exchange information with business partners and between applications, it is used to provide high availability,

- i) LOAD - A load operation copies data from main memory into a register.
- ii) STORE - Stores are very important in carrying out day-to-day operations. The objective behind stores is the continuous supply and production of goods and services.
- iii) PUSH - The push operation is used to insert a new piece because the stack is not yet full. The SP (stack pointer) is raised by one, and the location of the next higher word is stored in the stack pointer.
- iv) POP - It deletes an element from the stack.
- v) OUT - To show the O/P, In - To show the I/P

- 3) Control - It understands commands and instructions. It regulates the flow of data within the processor, change the sequence of the instruction.
- a) Jump (conditional) - Branching in Assembly. It does a goto somewhere if the two values satisfy the right condition. Then, address is only if the condition is satisfied.
- b) Jump (unconditional) - Transfers the program sequence to the described memory address.
- c) NOP (No operation) - The NOP instruction does nothing. Execution continues with the next instruction. It is used to generate a delay or to reserve space in code in execution.

memory.

i) WAIT - It will suspend execution of the calling thread until status information for one of its terminated.

b) A wait state is a delay experienced by a computer processor when accessing external memory or another device that is slow to respond.

c) HOLD - It is used to quickly accept stored and transfers data and instructions that are being used immediately by the CPU.

d) HALT - It puts the 80386 in a HALT state by stopping instruction execution.

it may be used to support diff. preparation
RISC vs CISC (Imp - mono)

reduced instruction set computers

Complex instruction set computers

- Difference between RISC & CISC architecture
- Characteristics of RISC & CPCS architecture

RISC

- 1) multiple registers sets, often consisting of more than 256 registers.
- 2) Three registers per instruction (e.g. ADD R1, R2, R3)
- 3) Hardwired control
- 4) Highly pipelined
- 5) Single-cycle instructions (except for load and store)
- 6) Simple instructions that are few in no.
- 7) Fixed length instructions
- 8) Complexity in compiler
- 9) Few addressing modes.
- 10) only load and store instructions can access memory.

10) only load and store instructions can access memory.

- Characteristics of RISC -
- 1) simpler instruction, hence simple instruction decoding.
 - 2) Instruction comes in size of one word.
 - 3) fewer data types
 - 4) simple addressing modes
 - 5) more general-purpose registers.
 - 6) A pipeline can be achieved
 - 7) Instruction takes a single clock cycle to get executed.

CISC

- Characteristics of CISC -
- 1) complex instruction, hence complex instruction decoding.
 - 2) Instructions are larger than one-word size.
 - 3) less no. of general-purpose registers as operations get performed in memory itself.
 - 4) complex addressing modes
 - 5) more data types
 - 6) Instruction may take more than a single clock cycle to get executed.
- RISC - Reduce the cycles per instruction at the cost of the number of instructions per program.
 - CISC - The CISC approach attempts to minimize the no. of instructions per program, but at the cost

- 3) by fewer
 - 4) simple addressing
 - 5) more general-purpose registers.
- more can't be achieved
in one cycle with a single clock

of an increase in the no. of cycles per instruction.

$$\text{CPU time} = \frac{\text{seconds}}{\text{program}} = \frac{\text{Instructions}}{\text{program}} \times \frac{\text{cycles}}{\text{instructions}}$$
$$= \frac{\text{seconds}}{\text{cycle}}$$

Set of orthogonal instructions
Orthogonal instruction sets / (manno & Stallings)

An orthogonal instruction set is one in which all instructions can use all instruction addressing modes. It is an instruction set architecture where all instruction types can use all addressing modes. It is "orthogonal" in the sense that the instruction type & the addressing mode vary independently.

Ques.
Ex-0

An instruction is stored at loc 300 with its address field at loc 301. The address field has same value as the value 400. A processor register R_1 contains the no. 200. Evaluate the effective addressing if the addressing mode of the instruction is -

- i) Direct
- ii) Immediate
- iii) Relative
- iv) RI (Registers Indirect)

Ans:
 i) Direct
 Address = 400
 ii) Immediate
 Address = 400
 iii) Relative
 Address = 400 + 301 = 701
 iv) RI (Registers Indirect)
 Address = 200

(S1 to answer) given

2 bits

300	Instruction	value = 400
301	Address	
200	Operands	RP = 200

$$\text{now, PC} = 301$$

i) Direct addressing mode

$$EA = 301 \text{ from}$$

ii) Immediate = 400 = EA [As address field holds operand rather than address so]

iii) Relative = PC + RP = 301 + 200 = EA [using IS to EA on EA = operand]

iv) Register indirect = 200 = EA [As for direct part both operand & EA holds RP.]

v) Indexed with RP as index RP = RP + the content of the instruction

= 200 + 400 = 600 = EA

The will not have the address as we usually take the operand mentioned at address part

memory organisation (manno & stallings)

External & internal memory

Memory = Opcode memory of the RAM


When we are seeing memory we will consider some things -

i) Capacity of the memory

ii) Speed (Cache memory speed)

iii) Bandwidth (Cache to Internal memory)

iv) CPU utilization should be maximum.



The memory hierarchy system consists of all storage devices used in a computer system and is broadly divided into

4 groups - i) Secondary (Auxiliary) memory


- The slow speed & low cost device that provides backup storage are called Secondary memory. When a program not residing in main memory is needed to execute, it is transferred from secondary memory to main memory. Programs not currently held in main memory are transferred into secondary memory. S.M. is 100 times slower than from CPU. By = OD, MD.

ii) main memory - This is the memory that communicates directly with the CPU. It stores programs and data correctly needed by the CPU, for execution resides in the memory.

iii) Cache memory - This is a special high speed main memory that stores code or data of the program that are frequently needed by the CPU. (Ex - for looping in prog.).

iv) Internal memory - This memory refers to the high-speed registers used inside the CPU. These registers hold temporary results when a computation is in process. (No speed mismatched) (Same as CPU)

In terconnection b/w memory & CPU



Block diagram

sim is not online with CPU. If we want
to put something in main memory
we have to go through by I/O
memory.

Access method \leftarrow (main & stallings)

i) sequential Access - In this method
the memory is accessed in a
specific linear sequential manner.
Ex - MD, OD, videot
optical memory, magnetic tape

ii) random Access - In this mode
of access any location of the memory
can be accessed randomly. Ex - RAM,
semiconductor memory like ROM,
RAM are of this type.

iii) Direct Access - This method is
a combination of previous two
Access methods. memory devices
such as magnetic hard disk contains
many rotating storage tracks.
Each track has its own Read/
write head. So the track can
be accessed randomly but access
within each track is sequential

iv) Associative Access (Cache memory)

This is a special type of Random access
method that enables one to make a
comparison of the desired bit location
within a word for a specific match
& do this for all words simultaneously.
Cache memory uses this type
of access mode.

Access-time (Latency) - For RAM (Random
Access) this is the time it takes to perform
a read/write operation, that is the time
from the instant an address is
presented to the memory to the instant
that data have been stored or
made available for the use. (From the
time the address is given to the time the
data is available - latency)

From the time the address is given (nano seconds)
is given to the time the data is available is
memory cycle time - this is consist of access
time + any additional time required
before the next access can commence.

(Access time, addition time)

- Defn
Access-time - It is the time delay or latency
between a request to an electronic system and
the access being completed on

(Bandwidth) the maximum date transferred
 (i) Transfer rate - This is the rate at which data can be transferred in and out of a memory unit for RAM. This is expressed as the no. of bytes or words per second. (MBBS/second) ③

27/3/23 22:33:27

General Purpose Computer (manno)

Main Memory

(Central Storage Device, main memory)
 (Read only memory) ROM (Read only memory)
 (Volatile) RAM (Random Access Memory)
 (Not volatile) ROM (Read only memory)
 (Bootsrap loader)

Compilers, Routers, Linkers, etc. with stored programs - It is the 1st program that will run while we will open our compiler.

Position of memory & give the starting address - The starting address of RAM is 0.


Powerdown self test - The sound will be opening the AC.

Rom can not be modified, OS is loaded in Rom! Control memory of


a basic general P.C. RAM.

Control memory of a few special computers
 → ROM.

RAM → SRAM
 → DRAM



Basic Ram chips (manno)



Block diagram of RAM chip

Memory function	CS1	CS2	RD	WR	State of Data Bus
mem. interface	0	0	X	X	High Impedance
Out-put data from Ram	1	0	X	X	Read
IFP data to RAM	1	0	0	1	Write
memory inhibit	1	0	X	X	High Impedance
memo-inhibit	1	1	X	X	High Impedance

Function table of RAM

Bootstrap loader - A boot loader, also called as boot loader or called boot manager and bootstrap loader, is a computer program that is responsible for booting a computer. When a computer is turned off, its software-including operating systems, application code, and data-remains stored on non-volatile memory.

Compilers & interpreters - A compiler takes a program as a whole. An interpreter takes single lines of a code. Output - the compiler generates intermediate machine codes. The interpreters never generate any intermediate machine codes.

loader - In computer systems a loader is the part of an operating system that is responsible for loading programs & libraries. It is one of the essential stages in the process of starting a program, as it

places programs into memory & prepares them for execution.

linker - In computing, a linker or link editor is a computer system program that takes one or more object files (generated by a compiler or an assembler) and

function table or PNR

a basic command P. m RAM.

Co Combines them into a single executable file, library file or another object file.

Linker is a useful tool to combine multiple files into one executable file.

Linker is a program that merges multiple object files into a single executable file.

Linker is a program that merges multiple object files into a single executable file.


Linker is a program that merges multiple object files into a single executable file.

Linker is a program that merges multiple object files into a single executable file.

Linker is a program that merges multiple object files into a single executable file.

Linker is a program that merges multiple object files into a single executable file.

Linker is a program that merges multiple object files into a single executable file.



(a) Block diagram of Rom


Function table of Rom (write → X)



Memory function	CS1	CS2	RD	State of Data Bus
memory independent	0	0	X	High impedance
8 bit out D	1	0	X	High impedance
slab + 1	0	1	X	High impedance
ROM	1	1	0	High impedance
output data from ROM	1	0	1	High impedance
stop data and memory inhibit	1	0	0	High impedance
memory inhibit	1	0	X	High impedance

① Suppose the computer system needs 512 bytes of RAM each RAM chip is 128×8

- 1) How many RAM chips are required?
- 2) Draw the memory address map.
- 3) Give the memory address range.

1) Ans - $\frac{512}{128} = \frac{2^9}{2^7} = 2^2 = 4$ RAM chips are required.





Hecht & Jeljors / cafe
Topic - II (Homogeneous)

Q) Construct a RAM-type memory of size $1K \times 8$ using RAM chip of size 256×2 .


i) How many RAM chips are required?

$$\frac{2^{10} \times 8}{256 \times 2} = \frac{2^{10}}{2^8} \times 2^3 \rightarrow 2^9 = 512$$

No. of RAMs in the Rows = $\frac{8}{2} = 4$

Column = $\frac{1024}{256} = 4$

ii) Data lines = Bidirectional
Address lines = Unidirectional




[→ = wire goes
through (S1)]

1Kx8 RAM memory using 256×2 chips

Q) SRAM & DRAM (Stacking)

SRAM memory cell - As long as the power is applied it will work.



[b₁, b₂ = 1 or 0, value of bit]


[T₁, T₂ = Transistor]

[Latch can hold for instruction]

iii) Block diagram

DRAM memory cell

DRAM



[programming memory, RAM memory]

SRAM Advantages & Disadvantages

Low power consumption. But it is very expensive as it has 6-transistor SRAM is much faster than DRAM.

DRAM

We store the values by presenting in the form of charge. But DRAM needs a refresh circuit as capacitor slowly discharged. It stores information in form of charge.

Dif. between SRAM & DRAM

In SRAM

i) It has lower access time which means it is faster compared to DRAM.

ii) It requires constant power supply so it consumes more power.

iii) SRAMs have lower packaging density.

(more)

DRAM

i) It has higher access time compared to SRAM.

ii) DRAM offers reduced power consumption.


iii) DRAMs have higher packaging density.

(less)

- iv) It is costly than DRAM.
- v) It doesn't require a refreshing circuit.
- vi) It stores bit as voltage.
- vii) It has a complex structure than DRAM.
- viii) They are used in cache memory as compared to SRAM.
- ix) The are used in main memory.

Different kinds of ROM

i) PROM (Programmable ROM)



(ii) EPProm (Electrically Erasable Programmable Rom)

We have to take it out of the chip and under the UV rays to delete info from the whole chip. But this is disadvantage.

(iii) EEPROM (Electrically Erasable PROM)

A special version of EEPROM = Flash memory. It has more very high packaging memory. If we get it out from the system, the info will not be deleted, it will be stored.

(iv) Flash memory

Principle (func). After that it is a EEPROM.
Associative memory (main)

Content addressable memory
(Ex- Phonebook)

A memory unit accessed by content is called an associative memory or Content addressable memory (CAM). This type of memory is accessed simultaneously & parallel on the basis of the data content rather than by

specific address or location. When a word is written in associative memory no address is given. The memory is capable of finding an empty unused location to store the word. When a word is to be read from an associative memory, the content of the word at the position of the word is specified. The memory locates all words which match the specified content and marks them for reading.

Virtual memory

Main memory - It acts as the central storage unit in a computer system. It is a relatively large and fast memory which is used to store programs & data during the run time operations. The primary technology used for the main memory is based on Semiconductor integrated circuits.

RAM - It is the hardware in a computing device where the operating system (OS), application programs and data can be easily reached by the device's processor. Current use are very fast. Cache can be quickly reached by the device's processor. RAM is the main memory in a computer.

Rom = The memory from which we can only read but cannot write on it. This type of memory is non-volatile. The information is stored permanently in such memories during manufacture.

SRAM = (Static RAM) is a type of RAM that retains data bits in its memory as long as power is being supplied. Unlike dynamic RAM, which must be continuously refreshed, SRAM does not have this requirement resulting in better performance and lower power usage.

DRAM - It stands for dynamic random access memory, and it's a specific type of RAM. All computers have RAM, and DRAM is one kind of RAM we see in modern desktops and laptops.

Advantage & disadvantages of SRAM

Advantages - i) True digital behavior, same as logic gates.
ii) High speed; similar to speed of single latch.

iii) Easy access circuitry; decoder plus mux/demux to select bits from word if word too large.

Disadvantages

- i) High power consumption; same as latch.
- ii) High heat generation; direct consequence of high power consumption.
- iii) High cost; a chip full of SRAM requires an expensive package to remove all the heat; costly.

Advantages of DRAM

- Advantages - i) High density (capacity).
ii) Cheaper cost per bit.
iii) Lower power consumption per bit.

Disadvantages - i) It must be refreshed periodically, due to the fact that capacitor cell loses its charge.
ii) While it is being refreshed, the data can't be accessed.

Features of ROM

- i) It is non-volatile memory.
- ii) Information stored in ROM is permanent.
- iii) Information and programs stored on it, we can only read.

iv) Infos of progs are stored on Rom in binary format.

v) It is used in the start-up process of the computer.

Advantages of Rom

i) It is cheaper than RAM and it is non-volatile memory.

ii) It is more reliable as compared to RAM.

iii) Its circuit is simple as compared to RAM.

iv) It doesn't need refreshing time because it is static.

v) It is easy to test.

Disadvantages of Rom

i) It is a read-only memory so it cannot be modified.

ii) It is slower as compared to RAM.

Features of RAM

i) It is volatile in nature.

ii) It is known as the primary memory of the computer.

iii) It is as fast as the memory can be accessed directly.

iv) It is the fastest memory, therefore it is an internal memory for the computer.

v) The speed of computer depends on RAM.

Advantages of RAM

An advantage of RAM is that

i) Operating speed is faster.

ii) MOS memories are more economical than magnetic core for small systems.

iii) Power dissipation is very low.

iv) Read out of RAM doesn't affect the contents stored.

Disadvantages of RAM

A disadvantage is that it is volatile, information can be lost when it is not saved.

EPROM (Masked RAM) — we know that ROM is as old as semiconductor technology. EPROM was the very 1st ROM that consists of a grid of word lines and bit lines joined together by transistors switches. In this type of ROM data is physically encoded in the cells and can only be programmed during fabrication. It

was not so expensive.

PROM - PROM is a form of digital memory. In this type of ROM, each bit is locked by a fuse or anti-fuse. The data stored in it are permanently stored and cannot be changed or erased. It is used in low-level programs such as firmware or microcode.

EPRom - It is also called EEPROM, is a type of PROM but it can be reprogrammed. The data stored in EEPROM can be erased and reprogrammed (it is limited). Before the era of EEPROM and flash memory, a EEPROM was used in microcontroller units.

EEPROM - As its name refers, it can be programmed & erased electrically. The data and program of this ROM can be erased & programmed about ten thousand times. The duration of erasing and programming of the EEPROM

is nearly about 4ms to 10ms. If it is used in microcontrollers and remote keyless systems.

- 4/4/23
① Design Of Adder (Simple BCD) → Ckt diagram
② Carry Lookahead Adders (Logic, Ckt diagram)
[Lab]
③ mux, Decoders, Encoders [Combinational]
[TT, ...] → f(a,b) (DL - 3rd sum)
(DL - 3rd sum)

Cache memory ~~in~~ ~~in~~ ~~Imp~~
CPU can directly fetch ins. from cache memory.
Speed of CPU = Speed of Cache memory
DRAM = 10ns
SRAM = 10ns → 10 times slower than CPU

Cache memory is small & fast memory used to increase the instruction processing rate. Its operation is based on the property of "Locality of reference". Analysis of a large no. of progs shows that the CPU reference to the main memory during some time period tend to be localised / confined within a few localised areas in memory. There are 2 dimensions of the locality of reference property.

PC implemented
by 'TJ'

1 mt-9

1 11 spatial locality (the
2 may be
3 accessed immediately
4 one after another)


1 12 temporal locality

Based on this locality
the Cache memory
works.



1) Spatial locality - These refers to the tendency for a Prog. to access instructions whose addresses are near one another. Ex- operations in arrays, Prog. segments such as routines & macros are stored in the same memory space.

Temporal locality - Recently referenced instruction are likely to be referenced again in the near future. This is often caused by special Prog. Constructs such as loops & Subroutine (in C, it is function) to

Working Principle of cache memory




Cache & main memory organisation



If we can't able to find a data in cache memory, we can find it in main memory as cache memory is small. It can't hold all of the data. As the main memory is large it contains all of the data.

Data is found

Hit & Miss the performance of the cache memory is measured in terms of a quantity known as hit ratio. When the CPU references the memory & finds some word in cache, it is set at a hit. If the word is not found in cache then the CPU references to the main memory for the desired word & this referred to as a miss.



$$H = \frac{\text{no. of hits}}{\text{no. of hits} + \text{no. of misses}}$$

H is a Probability of hit range,


$$0 \leq H \leq 1$$

$$\frac{H}{A}$$

t_c = Cache access time

h = Hit ratio of cache

t_m = Main memory access time



Avg access time (t_{avg}) = $h \cdot t_c + (1-h) \cdot t_m$

$$t_{avg} = h \cdot t_c + (1-h) \cdot t_m$$

① Design of full (simple) adder - (circuit diagram) done


BCD Adder BCD stands for binary coded decimal. It is used to perform the addition of BCD numbers. A BCD digit can have any of ten possible four-bit representations. Suppose we have 4-bit numbers A & B. The value of A & B can vary from 0(0000) to 9(1001 in bin) as we are considering decimal no.s. There are

Ex-1 6 unused codes (1010, 1111, 1100, 1110, 1011, 1111)

Ex-2 $\begin{array}{r} 4 \\ \hline 5 \end{array} \rightarrow \begin{array}{r} 0100 \\ + 0001 \\ \hline 1001 \end{array}$ NO standard code

$$\begin{array}{r}
 1100 \\
 + 8 \\
 \hline
 1100
 \end{array} \rightarrow
 \begin{array}{r}
 0100 \\
 + 1000 \\
 \hline
 1100 \text{ (Binary 12-3 but it's unused case)}
 \end{array} \rightarrow
 \begin{array}{r}
 \text{Error code} \\
 + 0110 \text{ (some have to add C)} \\
 \hline
 00010010
 \end{array} \rightarrow
 \begin{array}{r}
 12 \text{ in BCD}
 \end{array}$$

Symbol



K-map Truth-table


Decimal	Binary Sum	BCD Sum
0	0 0 0 0 0	0 0 0 0 0
1	0 0 0 0 1	0 0 0 0 1
2	0 0 0 1 0	0 0 0 0 1
3	0 0 0 1 1	0 0 0 1 1
4	0 0 1 0 0	0 0 1 0 0
5	0 0 1 0 1	0 0 1 0 1
6	0 0 1 1 0	0 0 1 1 0
7	0 0 1 1 1	0 0 1 1 1
8	0 1 0 0 0	0 1 0 0 0
9	0 1 0 0 1	0 1 0 0 1
10	0 1 0 1 0	1 0 0 0 0
11	0 1 0 1 1	1 0 0 0 1
12	0 1 1 0 0	1 0 0 1 0
13	0 1 1 0 1	1 0 0 1 1
14	0 1 1 1 0	1 0 1 0 0

K-map

S ₃	S ₂	S ₁	S ₀
0	0	0	0
0	0	0	0
1	1	1	1
0	0	1	1

the boolean expression for carry (C) = S₂S₃ + S₃


Ckt diagram



② Carry Look-Ahead Adder

[The adders produce carry propagation delay while performing other arithmetic operations like multiplication & divisions as it uses several additions on subtraction steps.] It reduces the propagation delay by introducing more complex hardware.

In this design, the middle carry design is suitably transformed such that the carry logic over fixed groups of bits of the adder is reduced to two-level logic.



TT				Condition
A	B	C	Cin	
0	0	0	0	No carry generate → 0
0	0	1	0	digit 1 → 0
0	1	0	0	No carry propagate (borrow req)
0	1	1	1	


$$\begin{array}{r}
 1 & 0 & 0 & 0 \\
 1 & 0 & 1 & 1 \\
 \hline
 1 & 1 & 0 & 1 \\
 1 & 1 & 1 & 1
 \end{array}
 \quad \text{Carry generate}$$

Boolean expression

say,
Carry generate = G_i ;
Carry propagate = P_i ;


then, $P_i = A_i \oplus B_i$;
 $G_i = A_i B_i$;


ckt diagram



$$\begin{aligned}
 & \text{Minterm} \quad 1 \\
 & P(A, B, C_{in}) \\
 & A \cdot B \\
 & (A \oplus B) C + AB \\
 & \Rightarrow ABC + \bar{A}BC + \bar{A}B\bar{C} + \\
 & \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \\
 & \bar{A}BC + ABC \\
 & \Rightarrow \bar{A}BC + \bar{A}B\bar{C} + ABC
 \end{aligned}$$

Carry-Look Adder Block diagram





multiple word multiplexor


0	0	0	0
1	1	0	1
1	0	1	1
1	1	1	1

multiple word

i0 = downword from
i1 = upword from

i0 + i1 < i0 even
i0 > i1 = in

multiple word



③ Multiplexer(MUX) is a combinational circuit that has 2^n input lines and a single output line. Similarly, the MUX is a multi-input & single-output combinational circuit.

Decoder - It is a combinational circuit that changes the binary information into 2^n output lines. The binary info is passed in the form of N I/O lines. The o/p lines define the 2^n -bit code for the binary info. In simple words, the decoder performs the reverse operation.

of the encoders.

Encoder - The IT is the combinational circuit that changes the binary info into N output lines. The binary info is passed in the form of 2^N input lines. The output lines define the N -bit code for the binary info. In simple words, the encoder performs the reverse operation of the decoder.

Comparator A digital comparator or magnitude comparator is a hardware electronic device that takes 2 numbers as input in binary form & determines whether one number is greater than, less than or equal to the other number.

Two important points
1) If $A = B$ then $A > B$ & $A < B$
2) If $A > B$ then $A > B$ & $A < B$

10/4/23

- i) A hierarchical cache - main memory subsystem has the following specification -
i) Cache access time is 150 ns.
ii) Main memory access time is 500 ns.
iii) 80% of memory requests are for read operation.
iv) Hit ratio of 0.9 for read access is used & write-through scheme is used.


Calculate the following - a) Avg access time of the memory system considering only memory read cycle.

b) Avg access time of the system for both read & write request.

$$t_c = 150 \text{ ns}, \text{ probability of read} = 0.8$$

$$t_m = 500 \text{ ns}, \text{ probability of write} = 0.2$$

$$\text{targ} = t_c + ((1-h) + hm) = 150 + 0.1 \times 500 = 200 \text{ ns}$$



a) Considering only the read cycle

$$\text{targ}_{\text{read}} = 0.9 \times 150 + (1 - 0.9) \times (150 + 500) = 161.2 \text{ ns}$$

(write = write back policy)
write through

by avg access time for read = 100ns


Considering both read & write cycle [Estimated, $P_{Rd} \cdot \text{avg-read} + (1-P_{Rd}) \cdot \text{tm}$]

$\text{tavg} = P_{Rd} \cdot \text{avg-head} + (1-P_{Rd}) \cdot \text{tm}$ [P_{Rd} = probability of read]

$$= 0.8 + 100 + 0.2 + 500 \text{ ns/cycle}$$

$$= 80 + 100$$


$$= 180 \text{ ns}$$



Mapping functions - $(j+1) + \text{stage part}$
(To decide where we are going to keep a block)

- i) Cache can hold 64 Kbytes ($2^6 + 2^{10}$)
- ii) Data is transferred b/w main memory & Cache in blocks of 4 bytes each. This means that the code is organized as $16K = 2^{14}$ lines of 4 bytes each.

iii) Main memory consists of 16Mbytes, with each byte directly addressable by a 24 bit address ($2^{24} = 16M$)
Thus for mapping we will consider M.M consists of 2^{22} blocks of 4 bytes each.



Direct mapping

$i \mod m$

i = Cache line number

j = main memory block number


m = numbers of lines of cache

$$i = 0 \mod 2^{16}, 16 \mod 2^{16}$$

$$= 0 \quad > 16$$

$$2^{16} \mod 2^{16}$$

$$> 0$$



Hence any block of memory can't go to the any line of the cache.
Hence memory will decide it.

$$S \text{ mod } m = j \mod v$$

$$0 \leq j < m$$

$$0 \leq S \text{ mod } m < m$$

$$0 \leq j < v$$

Associative memory


24

22 2

Tag Word

By comparing the tag we will search parallelly. Any block of main memory can go any line of the cache.

Select associative mapping



They divides the cache into sets. Outside the set it is direct mapping. Into set it is associative mapping.

$$j = g \mod v \quad m = \text{no. of lines in cache}$$


v = no. of sets in the cache

$$m = v \times k$$

k = no. of lines within a set

K way set associative mapping

[Ex- If we have 16 total lines & have 8 total sets then, no. of lines in each set = $\frac{16}{8}$]
we are going to a set, but in the set we can go to the any line.



$$\text{No. of blocks in cache} = \frac{2^{\text{tag}} + m}{\text{set}} = \frac{2^4 + 14}{2} = 14$$

set no. = $14 - 2 = 12$
set tag = $2^4 - 4 = 10$

[i.e. total 14 cache lines & each lines have 2 words]

$$\therefore \text{no. sets} = 14 - 2 = 12$$

(Another way to calculate no. of sets)

size of block = 2 words per set

size of main memory = 64 KB

size of cache = 32 KB

size of word = 1 byte

size of main memory = 64 KB

size of cache = 32 KB

size of word = 1 byte

size of main memory = 64 KB

size of cache = 32 KB

size of word = 1 byte


size of main memory = 64 KB

size of cache = 32 KB

size of word = 1 byte

Ques 28/4/23
① For a cache memory of size 32 KB how many cache lines does the Cache hold for block sizes of 32 & 64 bytes.
1st Case
The no. of lines in the cache = $\frac{\text{Size of Cache}}{\text{Block size}} = \frac{32}{32} = 1$
 $= \frac{32 \times 1024}{32} = 1024$

2nd Case
The no. of lines in cache = $\frac{32 \times 1024}{64} = 512$




② A computer has a main memory of $\frac{64 \text{ KB} \times 16}{\text{size of word}}$ & a cache memory of 1K words. The cache uses direct mapping with a block size of 4 words.

a) How many bits are there in the Cache tag, index, block & word fields of the address format.

b) How many bits are there in each word of the cache?

c) How many blocks can the Cache accommodate?




The Cache memory = 1 K
size

Size of the block = $10 \text{ bits} / 2^{10}$

Size of the tag = $16 - 10 = 6 \text{ bit}$

the size of each cache block = 4 words


\therefore the no. of bits required to select the a word is $= 2 \text{ bits} (2^2)$



b) The main memory size is $64 \text{ KB} / 16 \text{ bits} = 4096$ so the no. of bits for each word will be 16. The size of the cache is $16 \text{ words} / 4 \text{ words} = 4$ so the size of each word will be 4 words.

c) From part a, we know that the line field is of 8 bits.

\therefore the no. of blocks in cache is $= 2^{8+5} = 256$



$= 1024$

$= 4$

$= 256$

③ A Cache has 64 KB capacity, 128 bytes lines & is four way set associative. The CPU generates 32 bit address for accessing data in the memory.


a) How many lines & sets does the cache have?

b) How many entries are required in the tag field?

c) How many bits of tags are required in each entry in the tag field?

CPU generates 32-bit address from memory.

Data in the memory.



$$\text{Cache size} = 64KB = 2^6 \times 2^{10} = 2^{16} \text{ bit}$$

4-way set associative mapping, $K > 4$

128B lines	$\geq 2^7 \times 8 \text{ bits}$
32B lines	$\geq 2^9 \times 2^3$
8B lines	$\geq 2^{10} \text{ bits}$

a) No. of lines =

Size of block = 16 bits

Size between them 10 bits are required for line field.

2 ¹⁰	Line	Word
-----------------	------	------

4 entries \rightarrow 10 bits

10 bits \rightarrow 2¹⁰ lines

b) Cache lines size

2 ¹⁰	16	64	1024
6	16	64	1024
6	16	64	1024
6	16	64	1024

in binary form

No. of sets the cache have (v) = $\frac{6}{2} = 3$

No. of sets the cache have (v) = $\frac{m}{K} = \frac{16}{4} = 4$

No. of lines within a set (K) = $\frac{1024}{4} = 256$

No. of sets that the cache have (v) = $\frac{m}{K} = \frac{\text{no. of bits in cache}}{K} = \frac{16}{4} = 4$

b) the tag field is 16 bits.

∴ 16 entries/line are needed/required after tag field.

$$16 = 2^4$$

∴ 4 entries are needed for tag field

c) 4 entries \rightarrow 16 bits tag

$$\frac{16}{4} = 4 \text{ bits}$$

4 bits of tags are required in each entry in the tag field.

16	9	7
----	---	---

$$32 - 16 = 16$$

$$\frac{32}{2} = 16$$

∴ tag = 32 - 16 = 16

32
16
16

No. of sets that the cache have. (v) $\Rightarrow \frac{m}{k}$
= no of bits in cache


∴ No. of cache lines, size of cache

b) Given m = 2³² \Rightarrow line size of 2^{16}
[∴ line size means 2¹⁶ bits]
Tag (block size)
[Tag - rest of part of address] = 2⁹
= 2⁷ bits = line
2¹⁶ (line in cache = word in main memory)

No. of sets = $\frac{2^m}{2^k}$ (v) 4 way set associative mapping

[∴ no. of sets = word] $= 2^7$

(pu generates 32 bit address = given)



b) tag = 32 - 16 = 16

16 entries are contained in tag field

Control Unit (CU)

In Handwired controlled flipflop, latches etc
(all sequential ckt) (---- digital ckt)

In Micro programmed controlled (Prog will run
according to Prog.)

Handwired controlled A control unit performs

the following responsibilities -

1) Instruction interpretation

2) Instruction sequencing

During ins. interpretation phase the CU first reads ins from the memory. It then resolves the ins. type & addressing mode, gets the necessary operands & routes them to the appropriate functional units of the execution unit. Required signals are then issued to the different units of ALU to perform the desired operation & the results are routed to the specific destination. Thus this phase is done in ins. decoding step of the instruction cycle.

During the sequencing phase the CU finds the addresses of the next ins. to be executed & loads it into the Program Counter, thus this phase is done in

instruction fetch step of the instruction cycle. (~~that is cu & its work~~)

CU are designed into 2 different ways

1) Handwired controlled ~~2) micro programmed controlled~~

When the control signals are generated using conventional sequential logic design techniques the control unit is said to be handwired. The sequential logic ckt generates specific sequences of control signals in response to externally supplied instructions logic gates, flip-flops, decoders & other digital ckt's are used to implement handwired controlled organisation.

Advantages - 1) H.C.U is faster than M.C.U.

Disadvantages - 1) The design has to be modified

If a H.C.U requires changes in the wiring (wires).

2) It cannot handle complex instructions.

3) It is cheaper than M.C.U.

In microprogrammed approach all control functions that can be simultaneously activated are grouped to form control words stored in a separate long memory called the control memory. From the control memory the control words are fetched one at time &

the individual control fields are suited to various functional units to activate their appropriate ckt's.

- Advantages
- 1) It can handle complex ins.
 - 2) It provides a well structured control organisation. The control signals are embedded in a 2-level software known as firmware (mixture of hardware & software).
 - 3) Control signals for many ins. can be generated.
 - 4) Easy to modify as the modification needs to be done only at the instruction level.

- Disadvantages
- 1) The m.c. approach is more expensive than the hardwired approach.
 - 2) It is much slower than hardwired approach.

Difference between H.C.U & m.c.u

Attributes	HCU	MCU
Speed	Fast	Slow
Cost implementation	more	cheaper

1) Implementation approach	Sequential circuit	Programming
2) Flexibility	Not flexible	flexible
3) Ability to handle complex instruction	Difficult	Easier
4) Design process	Complicated	Systematic
5) Decoding & sequencing	Complex	Easy
6) Application	RISC microprocessor - or	CISC microprocessor - or
7) Control memory	Absent	Present
8) Chip area	Less	more

(4)

Prav yn in sdn 2022

An-A

1) How many 128×8 memory chips are needed to provide a memory capacity of 4096×16 ?

The no. of RAM chips required are - $\frac{4096 \times 16}{128 \times 8} = 2^6$

$$128 \times 8 \times 2^6 = 2^{12} \times 2^6$$

$$= 2^{18}$$

$$= 256$$

2) Define the functions of MAR and PC.
MAR = It stands for memory addressing register. It is used to access data from memory during the execution phase of instruction. It holds the memory location of data that needs to be accessed.

PC = It stands for Programme Counter. This register manages the memory address of the instruction to be executed next.

3) What is meant by Locality of reference?

Done

4) Convert the hexadecimal numbers

68BE to octal.

Hexadecimal \rightarrow Octal \rightarrow Binary / decimal

$$(68BE)_{16} \text{ in Binary} = (0110\ 1000\ 1011\ 1110)_2$$
$$= (64276)_8$$
$$= (64276)_8$$

$$\therefore (6B8E)_{16} = (427C)_8$$

5) Mention 2 features of cache memory.

It is highly capable of fast access.

Its speed is high.

The programs and data that are frequently needed are reside in the cache memory.

It is small.

If works on the basis of the property of "Locality of reference".

5) It is used to increase the instruction processing rate.

Cache memory uses associative access method.

Qn-B


1) Describe the working of static RAM memories. [Done]

2) What is addressing modes? Explain any

3) Addressing modes with suitable examples. [Done]

3) Briefly describe the hardware organization of associative memory. [Done]

Ans



4) Represent the decimal value -7.5 in IEEE-754 single precision floating point format. Compare PASC & SISC architectures.


at the decimal no. - 7.584 binary = 111.10101100

$$\frac{2}{2} \overline{)7} \\ 3$$


5) The normalization form = $-1 \cdot 11 \log_2$

$$\begin{aligned} \text{Bias} &= 2^{8-1} - 1 = 127 \\ \therefore \text{Biased exponent} &= 127 + 2 \\ &\Rightarrow 129 \end{aligned}$$

[Single precision
= 32 bits]



b) How many ~~16~~ 32 RAM chips are needed to provide a memory capacity of 2048 bytes? Show also the corresponding interconnection diagram.



Q) What is a bus? What are the different types of bus used in computers?




PMm1 → Prioritize 1
PMm2 → Prioritize 2
PMm3 → Prioritize 3

PMm1	0000 - 00 FF H
PMm2	0100 - 01 FF H
-- 3	0200 - 02 FF H
-- 4	0300 - 03 FF H
-- 5	0400 - 04 FF H
-- 6	0500 - 05 FF H
-- 7	0600 - 06 FF H
-- 8	0700 - 07 FF H
-- 9	0800 - 08 FF H
-- 10	0900 - 09 FF H
-- 11	0A00 - 0A FF H
-- 12	0B00 - 0B FF H
-- 13	0C00 - 0C FF H
-- 14	0D00 - 0D FF H
-- 15	0E00 - 0E FF H
-- 16	0F00 - 0F FF H
-- 17	1000 - 10 FF H
-- 18	1100 - 11 FF H
-- 19	1200 - 12 FF H
-- 20	1300 - 13 FF H
-- 21	1400 - 14 FF H
-- 22	1500 - 15 FF H
-- 23	1600 - 16 FF H
-- 24	1700 - 17 FF H
-- 25	1800 - 18 FF H
-- 26	1900 - 19 FF H
-- 27	2000 - 20 FF H
-- 28	2100 - 21 FF H
-- 29	2200 - 22 FF H
-- 30	2300 - 23 FF H
-- 31	2400 - 24 FF H
-- 32	2500 - 25 FF H
-- 33	2600 - 26 FF H
-- 34	2700 - 27 FF H
-- 35	2800 - 28 FF H
-- 36	2900 - 29 FF H
-- 37	3000 - 30 FF H
-- 38	3100 - 31 FF H

Memory address range

Q1 what is a bus? what are the different types of bus used in computers?

Ans Bus is a subsystem that is used to transfer data and other information between devices means various devices in computer like memory, CPU, I/O and others communicate with each other through buses. In general, a bus is said to be as the communication pathway connecting 2 or more devices.



There are 3 types of bus-

1) Address bus - It is a unidirectional bus that is used to carry the memory or I/O device address, to which the data is to be transferred. The address bus in 8085 microprocessors is 16 bit wide.

2) Data bus - It is bidirectional bus is an 8-bit bidirectional bus that is used to transfer data between the microprocessor

& other components such as memory & I/O devices. It is used to carry data to or from the memory or I/O devices.

3) Control bus - It is a bidirectional bus that is used to carry control signals between the microprocessor & other components such as memory to memory operations.

Q2 What is Von-Neumann architecture? Explain with diagram the IAS Computer. What is the Von Neumann bottleneck?

Von-Neumann architecture - It's also called Princeton architecture. Von-Neumann proposed this computer architecture design in 1945 which was later known as Von-Neumann Architecture. It consisted of CPU, ALU, Registers & I/O.

Von-Neumann architecture is based on the stored program concept where instructions & data of program are stored in the same memory. This design is still used in most computers produced today.

Done

Done

Q) What do you mean by Instruction cycle & machine cycle? Draw & explain the state transition diagram of an instruction cycle. [Done]

~~Machine cycle~~ - A machine cycle consists of the steps that a computer's processor executes whenever it receives a machine language instruction. It is the most basic CPU operation, and modern CPUs are able to perform millions of machine cycles per second. The cycle consists of 3 steps: fetch, decode, & execute.

[Done] [Done]
Q) Evaluate the arithmetic statement $x = (A+B)/(C+D)$ in zero, one, two & three address machines. [Done]

Q) Explain in brief the various mechanisms of mapping main memory address into the cache memory address. A hierarchical Cache-main memory subsystem has following specifications:
 (i) Cache memory access time 160 ns
 (ii) Main memory access time 90 ns
 (iii) Hit ratio of cache memory is 0.9. Calculate the following:
 (a) Avg access time of the memory system.
 (b) Efficiency of the memory system.

[Done]

$$(i) t_c = 160 \text{ ns}$$

$$(ii) t_m = 90 \text{ ns}$$

$$(iii) h = 0.9$$

$$\Rightarrow \text{Avg} = h t_c + (1-h)(t_m + t_c)$$

$$\begin{aligned} m \rightarrow A &= 0.9 \cdot 160 + (1-0.9) + (160+90) \\ &= 16 + 0.9 \cdot 250 \\ &= 25 + 225 \\ &= 250 \text{ ns} \end{aligned}$$

by efficiency of memory systems hit ratio 100%
 $m \rightarrow A$

$$\begin{aligned} 1 - 0.9 &= 0.1 \\ 0.1 &\times 100 = 0.09 \times 100 \\ &= 9 \text{ ns} \end{aligned}$$

5) multiply +12 & -11 using Booth's multiplication. Draw circuit block diagram. What is the advantage of using Booth's algorithm over others methods.

[Done] [Done]

$$\begin{array}{r} 10110011001100 \\ \times 110011001100 \\ \hline 10110011001100 \end{array}$$

by Booth's algo $\rightarrow P.T.O$

$$\begin{array}{cc} (r) & (s) \\ 12 \downarrow -11 & \downarrow \\ 1100 & 1011 \end{array}$$

Count	A	S	S_{-1}	m	
Initial n=4	0000	1011	0000	1100	Initial value
1st cycle n=3	0100	1011	0001	1100	$A \leftarrow A \cdot m$ ASR through A, S, S_{-1}
2nd cycle n=2	0010	0101	1000	1100	ASR, ASR S_{-1}
3rd cycle n=1	1101	0010	1	1100	$A \leftarrow A \cdot m$ ASR, A, S, S $_{-1}$
4th cycle n=0	1110	1001	0	1100	ASR, A, S, S $_{-1}$

$$\begin{array}{r} 110 \\ \times 10 \\ \hline 1100 \end{array}$$

$$\begin{array}{r} (r) \\ | 2 \times -11 \\ \hline 1100 \end{array}$$

Count	A	d_1	d_{-1}	m	
Initial $n=4$	0000	0101	0	1100	Initial values
1st cycle $n=3$	0100 0 010	0101 0010	0 1	1100 1100	$A \leftarrow A - m$ ASR, triboath A, B, B_1
2nd cycle $n=2$	1110 1111	0010 0001	1 0	1100 1100	$A \leftarrow A + m$ ASR, ASR, B-1
3rd cycle $n=1$	0011 0 001	0001 1000	0 1	1100 1100	$A \leftarrow A - m$ ASR, A, B, B_1
4th cycle $n=0$	0101 0 010	1000 1100	1 0	1100 1100	$A \leftarrow A + m$ ASR, A, B, B-1

$$\begin{array}{r} 10^m \\ \oplus 10^m \\ \hline 0010 \\ \oplus 1110 \\ \hline 1000 \end{array}$$

256 128 64 32 16 8 4 2 1
 0 1 0 0 0 0 1 0 0
 ↓
 0 1 0 1 1 1 1 1 0 0

	m	$i-b$	δ	A	time
32MB with 8 bits	0011	0	1010	0000	initial
$m \rightarrow A$	0011	0	1010	0010	10ns
Memory address 128x8bit	0011	1	0100	0100	8ns
$m \rightarrow A$	0011	1	0100	0111	6ns
$m \rightarrow A$	0011	0	1000	1111	5ns
$m \rightarrow A$	0011	0	1000	1100	6ns
$m \rightarrow A$	0011	1	0001	1000	10ns
$m \rightarrow A$	0011	1	0001	1001	10ns
$m \rightarrow A$	0011	0	0011	0100	10ns
$m \rightarrow A$	0011	0	0011	0101	10ns

Prm Yr In 2021

Qp-A

- 1) How many 128×8 bit memory chips are needed to provide a memory capacity of 4096×16 ?
Done

- 2) Define the function of MPR1 and MPR2?
MPR = Done

MPR = A memory buffers register (mBR) or memory data register (mDR) is the register in a computer's CPU that stores the data being transferred to and from the immediate access storage. It contains a copy of the value in memory location specified by the memory address register (MAR).

- 3) What is meant by locality of references?

- Done 4) Convert the hexadecimal number 68BE to octal.
Done

- 5) Mention any 2 features of cache memory.
Done

Qp-B

- 1) Describe the working of SRAM memories.
Done

- 2) What is addressing modes? Explain any 3 addressing modes with suitable diagram & examples.
Done

b) A Computer uses a memory unit with 256 K words of 32 bits each. A binary instruction code is stored in one memory. The instruction has 4 parts: an indirect bit and operation code, a register code part to specify one of the 64 registers and an address part.

a) How many bits are there in the operation code part, the register code part & the address part?

b) Draw the instruction word format & indicate the no. of bits in each part.

c) How many bits are there in the data & other address inputs of the memory?

d) program code to convert a no. into

e) program code to print a no. to screen & read a no. from screen & print it back to screen.

QUESTION 2
a) Explain the working of stack and stack pointer. What is the difference between stack and queue? Explain with examples.
b) Explain the working of stack and stack pointer. What is the difference between stack and queue? Explain with examples.
c) Explain the working of stack and stack pointer. What is the difference between stack and queue? Explain with examples.
d) Explain the working of stack and stack pointer. What is the difference between stack and queue? Explain with examples.

4) Differentiate programmed I/O & interrupt driven I/O. [not in syllabus]

5) What is the purpose of Control unit? Explain the differences between hard-wired control & microprogrammed control. [Done]

6) What is pipelining? Explain the 5 stage Instruction pipeline with timing diagram. [not in syllabus]

abc

1) Represent the decimal value -7.5 in IEEE-754 single precision floating-point format. [Done]

b) What is von Neumann architecture? [Done]
c) What do you mean by instruction cycle of machine cycles? [Done]

2) a) Draw the state transition diagram of an instruction cycle. [Done]

b) Evaluate the arithmetic statement $x = (A+B)/(C+D)$ in zero, one & two address machines. [Done]

3) a) Briefly describe the hardware organisation of associative memory. [Done]

b) What is virtual memory? How virtual address is converted to physical address? [not in syllabus]

c) Explain any 2 page replacement algorithm in detail. [not in syllabus]

d) Explain the various mechanisms of mapping main memory address onto the cache memory address. [Done]


b) Consider a cache consisting of 256 blocks of 16 words each, for a total of 4096 words & assume main memory addressable by 16 bit address & it consists of 4K blocks. How many bits are there in each of tag, block / set of word fields for different mapping techniques?


$$\text{Cache size} = 4096 = 2^{12} \quad \begin{array}{l} \text{No. of lines} \\ \text{from main memory} \end{array}$$
$$\text{Word size} = 16 = 2^4 \quad \begin{array}{l} \text{No. of blocks from main memory} \\ \text{given} \end{array}$$

Main memory is addressable by 16 bits of address. It consists of 4K blocks. $4K = 2^{12}$, 2¹² blocks.

∴ Total no. of blocks (ways) in main memory = 4¹² bits

Block size of cache = 12 bits
main memory address is 16 bits.
Word size = 4 bits, tag size = 12 bits





(iii) set associative mapping

Cache lines = 8

frame size = 4 bits

∴ No. of sets (s) = $\frac{28 - 4}{4} = 6$

Cache lines = 8

frame size = 4 bits

∴ tag set word

8	4	9
2 bits	4 bits	2 bits

→ 2 bits to 16 bits

5) what is pipelining? Explain its advantage and hazards.

6) Suppose the time delays of 5 stages of a pipeline are $T_1 = 60\text{ns}$, $T_2 = 70\text{ns}$, $T_3 = 90\text{ns}$,

~~and~~ $T_4 = 80\text{ns}$, $T_5 = 50\text{ns}$ respectively

If the interstage latch has a delay of 10ns,

7) what would be the maximum clock frequency of the above pipeline?

8) what is the maximum speed up of this pipeline over its equivalent non-pipeline counterpart?

P
not in syllabus