rtuonline.com

Total Printed Pages: 4

Roll No. : 5E3251

B. Tech. (Sem. V) (Main/Back) Examination, December - 2013 Computer Science

5CS1 Computer Architecture (Common for Computer & IT)

Time: 3 Hours]

Total Marks: 80 [Min. Passing Marks: 24

Attempt any five questions, selecting one question from each unit. All questions carry equal marks. Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly. Units of quantities used / calculated must be stated clearly.

Use of following supporting material is permitted during examination. (Mentioned in form No. 205)

NIL

NIL

UNIT - I

- If a computer has 128 operation codes and 512 k addresses, 1 (a)
 - What is instruction? What are different parts of an **(b)** instruction? Explain the significance of each part of an instruction with an example.
 - What do you mean by instruction set completeness? (c)

OR

1

5E3251]

[Contd...

6

6

4

rtuonline.com

rtuonline.com how many bits would be required for Single address instruction (i) Two address instruction (ii)

rtuonline.com rtuonline.com

rtuonline.com

rtuonline.com

rtuo	nlin	e.con	rtuonline.com	
	1	(a)	What is addressing mode? Explain different addressing	
			modes with suitable examples.	
			7	
		(b)	Explain Von Neumann Architecture. What are its drawbacks?	
			7	
		(c)	What is the data transfer rate of PCI bus?	
			2	
			UNIT - II	
rtuonline.com	2	(a)	What are the different conflicts that will arise in pipeline? How do you remove the conflict? Describe. rtuonline.com	rtuonline.com
		(b)	Why do we require instruction pipelining? Explain its	3.00
		(0)	working procedure. Discuss the pipeline performance measures.	Ħ
		*	OR	
	2	(a)	Differentiate between synchronous and asynchronous data transfer method.	-
			8	
		(b)	Give the difference between RISCand CISC processor. Describe in detail.	
			. 8	
7			UNIT - III	rtı
rtuonline.com			ONII - III	uor
	3	(a)	Discuss how Booth's algorithm treats positive and negative multiplier uniformly.	tuonline.com
			6	, D
		(b)	With the help of a block diagram discuss the construction and working of 8 bit carry look ahead adder. Also compute	
	,		total time needed to perform one addition using gate delay	
			of each gate 8 µs and no delay are involved in the connecting	
			wires.	
			OR	
	~T	00511	Contd	
I TORKAN ATHER THRO THRO THRO THRO THRO THROT WAS				•
rt	.uon	me.c	om rtuonline.con	1

OR

There is an average of 300 sectors per track. Each sector contain 512 bytes of data.

(i) What is the maximum number of bytes that can be

A disk pack of 20 recording surfaces and has 400 cylinders.

- stored in this pack?

 (ii) What is data transfer rate in bytes per second at a
- (ii) What is data transfer rate in bytes per second at a rotational speed of 3600 rpm?
- (b) Explain the organization of a $1 k \times 1$ memory with neat sketch.

rtuonline.com

4

(a)

8

5

5

UNIT - V

What is Direct Memory Access? Explain the working of DMA. (a)

8

(b) What are different type of DMA transfer? Explain.

8

OR

Write short notes on:

- Priority interrupt
- **(b)**

IOP processor.

rtuonline.com

rtuonline.com

 $2 \times 8 = 16$

rtuonline.com

rtuonline.com

[12020]

5E3251]