Five Stage Pipeline SimpleRISC Processor: Microarchitecture рс Control unit Immediate and branch target isImmediate isBranchTaken рс aluResult Data memory isSt IdResult aluResult isLd 00 isCall isWb rd ra(15)