

Ahsanullah University of Science & Technology

Department of Computer Science & Engineering

LAB REPORT

Course No: CSE 3110

Course Title: Digital System Design Lab

Experiment No: 01

Name of the Experiment: Designing a 4-bit ALU (Arithmetic and Logic Unit)

Submitted By-

Group No: 03

Section: B₂

Group Members:

18.01.04.077 Sabrina Mostafij Mumu

18.01.04.084 Safwan Muntasir

18.01.04.096 Purnendu Talukder

18.01.04.097 Arifur Rahman Jawad

Introduction: An Arithmetic Logic Unit (ALU) is used to perform arithmetic such as addition, subtraction, multiplication, division and logic operations such as AND, OR etc. It represents the fundamental building block of the central processing unit (CPU) of a computer. In this experiment, we made a 4-bit Arithmetic Logic Unit (ALU). So, we needed two selector bit S_0 and S_1 . And for selecting arithmetic and logical operation, we used S_2 . So, 3 selector bit were needed in total.

Problem Statement:

S_2	S_0	S_0	Output	Function
0	0	0	A_i	Transfer A
0	0	1	$A_i - B_i$	Subtraction
0	1	0	$A_i - 1$	Decrement A
0	1	1	$A_i + B_i$	Add
1	0	X	$A_i \cdot B_i$	AND
1	1	X	$A_i \wedge B_i$	OR

Function Generation:

S_2	S_1	S_0	C_{in}	X_i	Y_i	Output	Function
0	0	0	0	A_i	0	A_i	Transfer A
0	0	1	1	A_i	\bar{B}_i	$A_i - B_i$	Subtraction
0	1	0	0	A_i	All 1	$A_i - 1$	Decrement A
0	1	1	0	A_i	B_i	$A_i + B_i$	Add
1	0	X	0	$A_i \cdot B_i$	0	$A_i \cdot B_i$	AND
1	1	X	0	$A_i + B_i$	0	$A_i \wedge B_i$	OR

$$\begin{aligned}
X_i &= \bar{S}_2 A_i + S_2 \bar{S}_1 (A_i B_i) + S_2 S_1 (A_i + B_i) \\
&= \bar{S}_2 A_i + S_2 \bar{S}_1 A_i B_i + S_2 S_1 A_i + S_2 S_1 B_i \\
&= \bar{S}_2 A_i + S_2 A_i (\bar{S}_1 B_i + S_1) + S_2 S_1 B_i \\
&= \bar{S}_2 A_i + S_2 A_i (\bar{S}_1 + S_1) (B_i + S_1) + S_2 S_1 B_i \\
&= \bar{S}_2 A_i + S_2 A_i B_i + S_2 S_1 A_i + S_2 S_1 B_i \\
&= A_i (\bar{S}_2 + S_2 B_i) + S_2 S_1 A_i + S_2 S_1 B_i \\
&= A_i (\bar{S}_2 + S_2) (\bar{S}_2 + B_i) + S_2 S_1 A_i + S_2 S_1 B_i \\
&= \bar{S}_2 A_i + A_i B_i + S_2 S_1 A_i + S_2 S_1 B_i \\
&= A_i (\bar{S}_2 + S_2 S_1) + A_i B_i + S_2 S_1 B_i \\
&= A_i (\bar{S}_2 + S_2) (\bar{S}_2 + S_1) + A_i B_i + S_2 S_1 B_i \\
&= A_i \bar{S}_2 + S_1 A_i + A_i B_i + S_2 S_1 B_i \\
&= A_i (\bar{S}_2 + S_1 + B_i) + S_2 S_1 B_i
\end{aligned}$$

$$Y_i = \bar{S}_2 \bar{S}_1 S_0 \bar{B}_i + \bar{S}_2 S_1 S_0 B_i + \bar{S}_2 S_1 \bar{S}_0.1$$

Now using K-map we get:

S_0B_i / S_2S_1	$\bar{S}_0\bar{B}_i$	\bar{S}_0B_i		S_0B_i	$S_0\bar{B}_i$
$\bar{S}_2\bar{S}_1$					1
\bar{S}_2S_1	1	1		1	
S_2S_1					
$S_2\bar{S}_1$					

$$\text{So, } Y = \bar{S}_2S_1\bar{S}_0 + \bar{S}_2S_1B_i + \bar{S}_2\bar{S}_1S_0\bar{B}_i$$

$$= \bar{S}_2S_1(\bar{S}_0 + B_i) + \bar{S}_2\bar{S}_1S_0\bar{B}_i$$

$$= \bar{S}_2S_1(\overline{S_0\bar{B}_i}) \quad \left[\text{using De-Morgan's Law} \right]$$

$$= \bar{S}_2[S_1(\overline{S_0\bar{B}_i}) + \bar{S}_1(S_0\bar{B}_i)]$$

$$= \bar{S}_2[S_1 \oplus S_0B_i]$$


$$C_{in} = \bar{S}_2\bar{S}_1S_0$$

Equipment and Budget:

Gate Name	IC	Amount	Price per IC(tk)	Price (tk)
AND	7408	5	30	150
OR	7432	2	29	58
NOT	7404	1	25	25
XOR	4030	1	26	26
4-bit full adder	4008	1	40	40

Total 299(tk)

Simulation:



Result:

i. For Transfer A Operation –

Input											Output				
S ₂	S ₁	S ₀	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C _{out}	F ₃	F ₂	F ₁	F ₀
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			1	0	1	0	0	0	0	0	0	1	0	1	0
			1	1	1	1	0	0	0	0	0	1	1	1	1

ii. For Decrement Operation-

Input											Output				
S ₂	S ₁	S ₀	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C _{out}	F ₃	F ₂	F ₁	F ₀
0	1	0	0	1	1	1	0	1	0	1	1	0	1	1	0
			1	1	0	1	0	0	1	0	1	1	1	0	0

iii. For Subtraction Operation-

Input											Output				
S ₂	S ₁	S ₀	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C _{out}	F ₃	F ₂	F ₁	F ₀
0	0	1	1	1	1	1	1	1	0	1	1	0	0	1	0
			0	1	1	0	0	0	1	0	1	0	1	0	0

iv. For Addition Operation-

Input											Output				
S ₂	S ₁	S ₀	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C _{out}	F ₃	F ₂	F ₁	F ₀
0	1	1	1	1	0	0	0	0	1	1	0	1	1	1	1
			1	0	1	0	0	1	0	0	0	1	1	1	0

v. For AND Operation-

Input											Output				
S ₂	S ₁	S ₀	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C _{out}	F ₃	F ₂	F ₁	F ₀
1	0	X	0	0	1	1	1	1	1	0	0	0	0	1	0
			1	0	0	1	1	0	1	1	0	1	0	0	1

vi. For OR Operation-

Input											Output				
S ₂	S ₁	S ₀	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C _{out}	F ₃	F ₂	F ₁	F ₀
1	1	X	1	1	1	1	0	0	0	0	0	1	1	1	1
			0	1	0	1	1	0	0	0	0	1	1	0	1

Conclusion: To perform the ALU simulation we have used 4 bit full adder.

We solved these 4 bit ALU functions using k-map. The total cost for performing the simulation was reasonable. After completing circuit implementation, it worked perfectly and we faced no error.