

Digital Design Principles

Counters

Name: Rajkaran Singh Grewal

Student No: 8882386

Email: rgrewal2386@conestogac.on.ca

Objective:

- Design some simple counters.
- Learn to use Asynchronous Reset in VHDL

VHDL Introduction:

To make the program in VHDL we will need to initialize the library and entity. Within the entity we will have the following inputs, we will have a standard logic with clock, a timer as a standard logic, a Switch to switch for the Johnson ring counter using a standard logic, a switch for to use the clock or timer using a standard logic. For the output we will use 4 standard logic vector of total length of seven units which will be used for the Seven Segment Display.

Within the Architecture of the program we will define a signal to store the clock load Value which is a standard logic vector of 4 units. We will also have a timer load value which is a standard logic vector which stores 4 units, a load value which is a standard logic vector which stores 4 units, we will also initialize counter which also a standard logic vector which stores 27 units. We will also have standard logic variable to store clock out. Then we will initialize a function to change the state of the ring. We will also initialize a function to get the seen segment value according to the value given in the function. We than will initialize the first process which is checking on the clock which is the push button. We will write an if statement where the rising edge of the clock will be checked if its true and within the block. We will check the if statement where we will check if the clock load value has the value 0000 and we the switch for Johnson is not turned on, then we will change the clock load value to 1000. Than after this block we will have another if statement where we will check if the switch for timer is not turned on. And than we will assign the clock load value to the return value of function where we assign the pattern according to the pattern sent. And we are done that process.

In the next process we will check for the changes in value of timer, we will check if the timer is in rising edge, and then we will increment the counter. We will check if the counter will equal to the decimal value of 49,999,999 and if that is true we will reset the counter back to zero, and assign clock out to zero. Else if we will check if the counter is equal to the decimal value of 49,999,998 and if true we will assign clock out to one. Then we will check if the switch for timer is turned on and if true we will check if the clock out is one if that is true we will check

if timer load value is equal to 0000 and the switch for Johnson is not turned on we will set the value of timer load value to 1000. After wards we will set the value of timer load value to the value returned from the function where the pattern is set by supplying the value of the current load Value. And we end that process.

With the final function we will check for the changes in the value of clock load value or timer load value and set the value of load value to either clock load value or timer load value if the switch for timer is turned off or on respectively. Then we will set the value of the seven segment display from the return value of the function which is written to set the seven segment display.

VHDL program screenshot:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4  use ieee.std_logic_unsigned.all;
5  entity rgrewallab9VHDL is
6      port(
7          clk: in std_logic;
8          timer: in std_logic;
9          SwitchForJohnson: in std_logic;
10         SwitchForTimer: in std_logic;
11         hex1: out std_logic_vector(6 downto 0);
12         hex2: out std_logic_vector(6 downto 0);
13         hex3: out std_logic_vector(6 downto 0);
14         hex4: out std_logic_vector(6 downto 0)
15     );
16 end rgrewallab9VHDL;
17
18 architecture ringCounter of rgrewallab9VHDL is
19     signal clkLoadValue: std_logic_vector(3 downto 0) := "1000";
20     signal timerLoadValue: std_logic_vector(3 downto 0) := "0000";
21     signal loadValue: std_logic_vector(3 downto 0);
22     signal counter: std_logic_vector(0 to 26);
23     signal clockOut: std_logic := '0';
24     function ringStateMachine(valueLoad: std_logic_vector(3 downto 0); SwitchForJohnson: std_logic)
25     return std_logic_vector is
26         variable returnValue: std_logic_vector(3 downto 0);
27     begin
28         if((SwitchForJohnson = '1')) then
29             case valueLoad is
30                 when "0000" =>
```

```

31         returnValue := "1000";
32     when "1000" =>
33         returnValue := "1100";
34     when "1100" =>
35         returnValue := "1110";
36     when "1110" =>
37         returnValue := "1111";
38     when "1111" =>
39         returnValue := "0111";
40     when "0111" =>
41         returnValue := "0011";
42     when "0011" =>
43         returnValue := "0001";
44     when "0001" =>
45         returnValue := "0000";
46     when others =>
47         returnValue := "0000";
48     end case;
49 else
50     case valueLoad is
51     when "1000" =>
52         returnValue := "0100";
53     when "0100" =>
54         returnValue := "0010";
55     when "0010" =>
56         returnValue := "0001";
57     when "0001" =>
58         returnValue := "1000";
59     when others =>
60         returnValue := "1000";
61     end case;
62 end if;
63 return returnValue;
64 end function;
65 function displaySevenSegment(character: std_logic) return std_logic_vector is
66     variable returnValue: std_logic_vector(6 downto 0);
67 begin
68     case character is
69     when '0' =>
70         returnValue := "0000001";
71     when '1' =>
72         returnValue := "1001111";
73     when others =>
74         returnValue := "1111111";
75     end case;
76     return returnValue;
77 end function;
78 begin
79
80     process(clk) is
81     begin
82         if(rising_edge(clk)) then
83             if((clkLoadValue = "0000") and Not(SwitchForJohnson = '1')) then
84                 clkLoadValue <= "1000";
85             end if;
86             if(Not(SwitchForTimer = '1')) then
87                 clkLoadValue <= ringStateMachine(clkLoadValue, SwitchForJohnson);
88             end if;
89         end if;
90     end process;

```

```

91
92     process(timer) is
93     begin
94         if(rising_edge(timer)) then
95             counter <= counter + 1;
96             if(counter = 49_999_999) then
97                 counter <= "000000000000000000000000";
98                 clockOut <= '0';
99             elsif(counter = 49_999_998) then
100                 clockOut <= '1';
101             end if;
102             if((SwitchForTimer = '1')) then
103                 if((clockOut = '1')) then
104                     if((timerLoadValue = "0000") and not((SwitchForJohnson = '1'))) then
105                         timerLoadValue <= "1000";
106                     end if;
107                     timerLoadValue <= ringStateMachine(timerLoadValue, SwitchForJohnson);
108                 end if;
109             end if;
110         end if;
111     end process;
112
113     process(clkLoadValue, timerLoadValue) is
114     begin
115         if((SwitchForTimer = '1')) then
116             loadValue <= timerLoadValue;
117         else
118             loadValue <= clkLoadValue;
119         end if;
120         hex1 <= displaySevenSegment(loadValue(0));
121         hex2 <= displaySevenSegment(loadValue(1));
122         hex3 <= displaySevenSegment(loadValue(2));
123         hex4 <= displaySevenSegment(loadValue(3));
124     end process;
125 end ringCounter;

```

VHDL compilation report:

Compilation Report - rgrewallab9VHDL ✕	
Flow Summary	
<<Filter>>	
Flow Status	Successful - Thu Mar 30 16:53:51 2023
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name	rgrewallab9VHDL
Top-level Entity Name	rgrewallab9VHDL
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	29 / 32,070 (< 1 %)
Total registers	41
Total pins	32 / 457 (7 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

Pin Planner screenshot:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
in clk	Input	PIN_Y16	3B	B3B_N0	PIN_Y16	2.5 V
out hex1[6]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V
out hex1[5]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V
out hex1[4]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V
out hex1[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V
out hex1[2]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V
out hex1[1]	Output	PIN_AG28	5A	B5A_N0	PIN_AG28	2.5 V
out hex1[0]	Output	PIN_AH28	5A	B5A_N0	PIN_AH28	2.5 V
out hex2[6]	Output	PIN_AJ29	5A	B5A_N0	PIN_AJ29	2.5 V
out hex2[5]	Output	PIN_AH29	5A	B5A_N0	PIN_AH29	2.5 V
out hex2[4]	Output	PIN_AH30	5A	B5A_N0	PIN_AH30	2.5 V
out hex2[3]	Output	PIN_AG30	5A	B5A_N0	PIN_AG30	2.5 V
out hex2[2]	Output	PIN_AF29	5A	B5A_N0	PIN_AF29	2.5 V
out hex2[1]	Output	PIN_AF30	5A	B5A_N0	PIN_AF30	2.5 V
out hex2[0]	Output	PIN_AD27	5A	B5A_N0	PIN_AD27	2.5 V
out hex3[6]	Output	PIN_AB23	5A	B5A_N0	PIN_AB23	2.5 V
out hex3[5]	Output	PIN_AE29	5B	B5B_N0	PIN_AE29	2.5 V
out hex3[4]	Output	PIN_AD29	5B	B5B_N0	PIN_AD29	2.5 V
out hex3[3]	Output	PIN_AC28	5B	B5B_N0	PIN_AC28	2.5 V

out	hex3[2]	Output	PIN_AD30	5B	B5B_N0	PIN_AD30	2.5 V
out	hex3[1]	Output	PIN_AC29	5B	B5B_N0	PIN_AC29	2.5 V
out	hex3[0]	Output	PIN_AC30	5B	B5B_N0	PIN_AC30	2.5 V
out	hex4[6]	Output	PIN_AD26	5A	B5A_N0	PIN_AD26	2.5 V
out	hex4[5]	Output	PIN_AC27	5A	B5A_N0	PIN_AC27	2.5 V
out	hex4[4]	Output	PIN_AD25	5A	B5A_N0	PIN_AD25	2.5 V
out	hex4[3]	Output	PIN_AC25	5A	B5A_N0	PIN_AC25	2.5 V
out	hex4[2]	Output	PIN_AB28	5B	B5B_N0	PIN_AB28	2.5 V
out	hex4[1]	Output	PIN_AB25	5A	B5A_N0	PIN_AB25	2.5 V
out	hex4[0]	Output	PIN_AB22	5A	B5A_N0	PIN_AB22	2.5 V
in	SwitchForJohnson	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
in	SwitchForTimer	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V
in	timer	Input	PIN_AA16	4A	B4A_N0	PIN_AA16	2.5 V
led		Unknown	PIN_V16	4A	B4A_N0		2.5 V (default)

Verilog introduction:

For the program in Verilog, we will need to initialize the module with the parameters having the following inputs, first we will have a clock, timer, switch for Johnson, switch for timer. For the output we will have seven element arrays for the seven-segment display. Within the module we will have the array of four element clock load value, we will have the array of four element for the timer load value, and we will have an array of four element that stores the load value. We will have array of 26 element of counter. We will also initialize a variable clock out.

Then we will initialize always where the positive edge of the clock is checked. And we will check if the clock load value is equal to 0000 and the switch for johnson is not turned on. And if that is true than we will set the clock load value to 1000. Afterwards we will assign the value of clock load value to the return value of the function which sets the next value of the current value of clock load value.

In the next process where we will check of the positive edge of the timer. We will increment the counter by one. And if the counter value equals the decimal value of 49,999,999 we will set the value of counter to zero and clock out to the value of zero. Else if we will check if the counter will equal to 49,999,998 we will set the clock out value to 1. Than we will check of switch for timer is turned on we will than check if the vale of clock out is true , we will finally check if the value of timer load value is equal to 0000, and if the switch for johnson is turned off. And if its true we will assign the value of timer load value to equal 1000. And afterwards we will assign the timer load value to the return of the function which is returned to the next value.

In the final process we will check for the changes in either value clock load value or timer load value and we will set the load value to either timer load value or clock load value if the switch for the timer is turned on. And than we will set the seven segment display to the value of the return value of function of the display seven segment which sets the pattern for the character provided. Than we will write the function afterwards.

Verilog program screenshot:

```
1  `timescale 1ns/1ps
2  module rgrewallab9Verilog( input clk,
3                             input timer,
4                             input SwitchForJohnson,
5                             input SwitchForTimer,
6                             output reg [6:0] hex1,
7                             output reg [6:0] hex2,
8                             output reg [6:0] hex3,
9                             output reg [6:0] hex4
10                             );
11     reg [3:0] clkLoadValue = 4'b0000;
12     reg [3:0] timerLoadValue = 4'b0000;
13     reg [3:0] loadValue;
14     reg [26:0] counter = 0;
15     reg clockOut = 0;
16
17     always @(posedge(clk)) begin
18         if((clkLoadValue == 4'b0000) && !(SwitchForJohnson)) begin
19             clkLoadValue = 4'b1000;
20         end
21         clkLoadValue = ringStateMachine(clkLoadValue, SwitchForJohnson);
22     end
23
24     always @(posedge timer) begin
25         counter <= counter + 1;
26         if(counter == 49_999_999) begin
27             counter <= 0;
28             clockOut <= 0;
29         end
30         else if (counter == 49_999_998) begin
31             clockOut <= 1;
32         end
33         if(SwitchForTimer) begin
34             if(clockOut) begin
35                 if((timerLoadValue == 4'b0000) && !(SwitchForJohnson)) begin
36                     timerLoadValue = 4'b1000;
37                 end
38                 timerLoadValue = ringStateMachine(timerLoadValue, SwitchForJohnson);
39             end
40         end
41     end
42
43     //display either timer load value or clk load value begin
44     always @(clkLoadValue,timerLoadValue) begin
45         if(SwitchForTimer) begin
46             loadValue <= timerLoadValue;
47         end
48         else begin
49             loadValue <= clkLoadValue;
50         end
51         hex1 = displaySevenSegment(loadValue[0]);
52         hex2 = displaySevenSegment(loadValue[1]);
53         hex3 = displaySevenSegment(loadValue[2]);
54         hex4 = displaySevenSegment(loadValue[3]);
55     end
56
57     function [3:0] ringStateMachine(input [3:0] valueLoad, input SwitchForJohnson);
58         if(SwitchForJohnson) begin
59             case(valueLoad)
60                 4'b0000: begin
```

```

61         ringStateMachine = 4'b1000;
62     end
63     4'b1000: begin
64         ringStateMachine = 4'b1100;
65     end
66     4'b1100: begin
67         ringStateMachine = 4'b1110;
68     end
69     4'b1110: begin
70         ringStateMachine = 4'b1111;
71     end
72     4'b1111: begin
73         ringStateMachine = 4'b0111;
74     end
75     4'b0111: begin
76         ringStateMachine = 4'b0011;
77     end
78     4'b0011: begin
79         ringStateMachine = 4'b0001;
80     end
81     4'b0001: begin
82         ringStateMachine = 4'b0000;
83     end
84     default: begin
85         ringStateMachine = 4'b0000;
86     end
87 endcase
88 end
89 else begin
90     case(valueLoad)

```

```


91         4'b1000: begin
92             ringStateMachine = 4'b0100;
93         end
94         4'b0100: begin
95             ringStateMachine = 4'b0010;
96         end
97         4'b0010: begin
98             ringStateMachine = 4'b0001;
99         end
100        4'b0001: begin
101            ringStateMachine = 4'b1000;
102        end
103        default: begin
104            ringStateMachine = 4'b1000;
105        end
106    endcase
107 end
108 endfunction
109
110 function [6:0] displaySevenSegment(input character);
111     case(character)
112     0: begin
113         displaySevenSegment = 7'b0000001;
114     end
115     1: begin
116         displaySevenSegment = 7'b1001111;
117     end
118     default: begin
119         displaySevenSegment = 7'b1111111;
120     end

```



```
121         endcase
122     endfunction
123 endmodule
```

Verilog compilation report:

Compilation Report - rgrewallab9Verilog ✕	
Flow Summary	
 <<Filter>>	
Flow Status	Successful - Thu Mar 30 17:10:18 2023
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name	rgrewallab9Verilog
Top-level Entity Name	rgrewallab9Verilog
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	28 / 32,070 (< 1 %)
Total registers	43
Total pins	32 / 457 (7 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

Verilog pin planner screenshot:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
in clk	Input	PIN_Y16	3B	B3B_N0	PIN_Y16	2.5 V
out hex1[6]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V
out hex1[5]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V
out hex1[4]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V
out hex1[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V
out hex1[2]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V
out hex1[1]	Output	PIN_AG28	5A	B5A_N0	PIN_AG28	2.5 V
out hex1[0]	Output	PIN_AH28	5A	B5A_N0	PIN_AH28	2.5 V
out hex2[6]	Output	PIN_AJ29	5A	B5A_N0	PIN_AJ29	2.5 V
out hex2[5]	Output	PIN_AH29	5A	B5A_N0	PIN_AH29	2.5 V
out hex2[4]	Output	PIN_AH30	5A	B5A_N0	PIN_AH30	2.5 V
out hex2[3]	Output	PIN_AG30	5A	B5A_N0	PIN_AG30	2.5 V
out hex2[2]	Output	PIN_AF29	5A	B5A_N0	PIN_AF29	2.5 V
out hex2[1]	Output	PIN_AF30	5A	B5A_N0	PIN_AF30	2.5 V
out hex2[0]	Output	PIN_AD27	5A	B5A_N0	PIN_AD27	2.5 V
out hex3[6]	Output	PIN_AB23	5A	B5A_N0	PIN_AB23	2.5 V
out hex3[5]	Output	PIN_AE29	5B	B5B_N0	PIN_AE29	2.5 V
out hex3[4]	Output	PIN_AD29	5B	B5B_N0	PIN_AD29	2.5 V
out hex3[3]	Output	PIN_AC28	5B	B5B_N0	PIN_AC28	2.5 V
out hex3[2]	Output	PIN_AD30	5B	B5B_N0	PIN_AD30	2.5 V
out hex3[1]	Output	PIN_AC29	5B	B5B_N0	PIN_AC29	2.5 V
out hex3[0]	Output	PIN_AC30	5B	B5B_N0	PIN_AC30	2.5 V
out hex4[6]	Output	PIN_AD26	5A	B5A_N0	PIN_AD26	2.5 V
out hex4[5]	Output	PIN_AC27	5A	B5A_N0	PIN_AC27	2.5 V
out hex4[4]	Output	PIN_AD25	5A	B5A_N0	PIN_AD25	2.5 V
out hex4[3]	Output	PIN_AC25	5A	B5A_N0	PIN_AC25	2.5 V
out hex4[2]	Output	PIN_AB28	5B	B5B_N0	PIN_AB28	2.5 V
out hex4[1]	Output	PIN_AB25	5A	B5A_N0	PIN_AB25	2.5 V
out hex4[0]	Output	PIN_AB22	5A	B5A_N0	PIN_AB22	2.5 V
in SwitchForJohnson	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
in SwitchForTimer	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V
in timer	Input	PIN_AA16	4A	B4A_N0	PIN_AA16	2.5 V
led	Unknown	PIN_V16	4A	B4A_N0		2.5 V (default)

Conclusion:

Thus we can conclude that by both the programming languages we can change the pattern of the ring counter or the johnson ring counter either using the inbuilt clock or a push button by a switch case that we inbuilt into a function to get the next pattern symbol. The program can be consider a state machine where by the input of the clock or the push button can change the state to the next state.