Digital Design Principles

Parking Control System

Name: Rajkaran Singh Grewal Student No: 8882386

Email: rgrewal2386@conestogac.on.ca

Objective:

- Implementing a solution.

- Implementing your design in Quartus II, using VHDL file.

- Connecting your FPGA.

Truth Table:

Sw0	Sw1	Sw2	Sw3	Sw4	Sw5	LEDR	LEDG
0	0	0	0	0	0	0	1
0	0	0	0	0	1	0	1
0	0	0	0	1	0	0	1
0	0	0	0	1	1	0	1
0	0	0	1	0	0	0	1
0	0	0	1	0	1	0	1
0	0	0	1	1	0	0	1
0	0	0	1	1	1	0	1
0	0	1	0	0	0	0	1
0	0	1	0	0	1	0	1
0	0	1	0	1	0	0	1

0	0	1	0	1	1	0	1
0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	1
0	0	1	1	1	0	0	1
0	0	1	1	1	1	0	1
0	1	0	0	0	0	0	1
0	1	0	0	0	1	0	1
0	1	0	0	1	0	0	1
0	1	0	0	1	1	0	1
0	1	0	1	0	0	0	1
0	1	0	1	0	1	0	1
0	1	0	1	1	0	0	1
0	1	0	1	1	1	0	1
0	1	1	0	0	0	0	1
0	1	1	0	0	1	0	1
0	1	1	0	1	0	0	1
0	1	1	0	1	1	0	1
0	1	1	1	0	0	0	1
0	1	1	1	0	1	0	1
0	1	1	1	1	0	0	1

0	1	1	1	1	1	0	1
1	0	0	0	0	0	0	1
1	0	0	0	0	1	0	1
1	0	0	0	1	0	0	1
1	0	0	0	1	1	0	1
1	0	0	1	0	0	0	1
1	0	0	1	0	1	0	1
1	0	0	1	1	0	0	1
1	0	0	1	1	1	0	1
1	0	1	0	0	0	0	1
1	0	1	0	0	1	0	1
1	0	1	0	1	0	0	1
1	0	1	0	1	1	0	1
1	0	1	1	0	0	0	1
1	0	1	1	0	1	0	1
1	0	1	1	1	0	0	1
1	0	1	1	1	1	0	1
1	1	0	0	0	0	0	1
1	1	0	0	0	1	0	1
1	1	0	0	1	0	0	1

1	1	0	0	1	1	0	1
1	1	0	1	0	0	0	1
1	1	0	1	0	1	0	1
1	1	0	1	1	0	0	1
1	1	0	1	1	1	0	1
1	1	1	0	0	0	0	1
1	1	1	0	0	1	0	1
1	1	1	0	1	0	0	1
1	1	1	0	1	1	0	1
1	1	1	1	0	0	0	1
1	1	1	1	0	1	0	1
1	1	1	1	1	0	0	1
1	1	1	1	1	1	1	0


VHDL Introduction:

To make the program in VHDL we will need to initialize the library and entity. Within the entity we will state the 6 input switches and the two output LEDs. Within the architecture of the program we will state the one output will be assign with AND gate. And the other output will be NAND gate, or to not the first output.


VHDL program screenshot:

```
-- library initialize
     library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 3
   -- end library initialize entity initialize
 6
    □entity rgrewallab3vhd is
        port(SW0: in std_logic;
 8
               Sw1: in std_logic;
9
               Sw2: in std_logic;
10
               Sw3: in std_logic;
Sw4: in std_logic;
11
               Sw5: in std_logic;
12
13
               LEDR: out std_logic;
               LEDG: out std_logic);
14
    Lend rgrewallab3vhd;
15
    =-- end entity initialize
-- architecture initialize
16
17
18
    architecture parkinglot of rgrewallab3vhd is
19
20
             -- and gate as LEDR will turn on when all switch is on.
21
            LEDR <= Sw0 and Sw1 and Sw2 and Sw3 and Sw4 and Sw5;
22
            -- nand gate as LEDG will turn on when there is atleast one switch is off
23
            LEDG <= not (Sw0 and Sw1 and Sw2 and Sw3 and Sw4 and Sw5);
24
    Lend parkinglot;
     -- end architecture initialize
```

VHDL compilation report:



Pin Planner screenshot:




Verilog introduction:

For the program in Verilog we will need to initialize the module with the parameters having the six inputs and two outputs. Within the module block we will assign both LEDs where one LED is and of all the inputs. And the other is not of and of all the inputs. Afterwards we end the module.

Verilog program screenshot:

```
// initialize module
   □module rgrewallab3verilog(input Sw0,
3
                                 input Sw1,
4
                                 input Sw2,
5
                                 input Sw3,
                                 input Sw4,
7
                                input Sw5,
8
                                output LEDR
9
                                output LEDG);
10
11
    // initalize and gate LEDR which will turn on when all switch is turned on
    assign LEDR = Sw0 & Sw1 & Sw2 & Sw3 & Sw4 & Sw5;
    // initialize nand gate LEDG which will turn on when atleast one switch is turned
13
14
15
    assign LEDG = !(Sw0 & Sw1 & Sw2 & Sw3 & Sw4 & Sw5);
    endmodule
    // end initilize module
```

Verilog compilation report:



Verilog pin planner screenshot:

