# Digital Design Principles

# Magnitude Comparator

Name: Rajkaran Singh Grewal Student No: 8882386

Email: rgrewal2386@conestogac.on.ca


# Objective:

- Use VHDL and Verilog to implement a simple magnitude comparator.
- Set up a project in Quartus II targeting your FPGA board.

## Truth Table:

	. AH		TI	RUTH TA	BLE					
5-75		- 1	NPUTS				7/111			
COMPARING				CASCADING			OUTPUTS			
A3, B3	A2, B2	A1, B1	A0, B0	A < B	A = B	A>B	A < B	A = B	A>E	
A3 > B3	×	×	х	×	X	×	0	0	1	
A3 = B3	A2>B2	×	×	×	×	×	0	0	1	
A3 = B3	A2 = B2	A1 > B1	×	×	×	×	0	0	1	
A3 = B3	A2 = B2	A1 = B1	A0 > B0	×	×	×	0	0	1	
A3 = B3	A2 = B2	A1 - B1	A0 = B0	0	0	1	0	0	1	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	1	0	0	1	0	
A3 = B3	A2 = B2	A1 = B1	A0 = 80	1	0	0	1	0	0	
A3 = B3	A2 = B2	A1 = B1	A0 < B0	×	×	х	1	0	0	
A3 = B3	A2 = B2	A1 <b1< td=""><td>×</td><td>×</td><td>×</td><td>×</td><td>1</td><td>0</td><td>0</td></b1<>	×	×	×	×	1	0	0	
A3 = B3	A2 < B2	X	x	×	X	х	1	0	0	
A3 < B3	×	×	x	×	' X	х -	1	0	0	

Logic Diagram:



#### **VHDL** Introduction:


To make the program in VHDL we will need to initialize the library and entity. Within the entity we will state the 8 input switches and the 3 output LEDs. Within the architecture of the program, we will use 3 different array variables. Where the first array variable will have a total storage of 8 bits and will contain the either A' AND B or A AND B'. The second array variable will store 4 bits where it will contain nor or the ascending order of the previous array. The final array will be 7 bits long and will be AND Gate which merge variable of the second array and some case the first array so that the logic structure will follow the truth table.

#### VHDL program screenshot:

```
library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
      use IEEE.STD LOGIC UNSIGNED.ALL;
      use IEEE.numeric_std.all;
      entity rgrewallab5vhdl is
           port(
               A: in std_logic_vector(3 downto 0);
               B: in std_logic_vector(3 downto 0);
               LED: out std_logic_vector(2 downto 0)
11
           );
      end rgrewallab5vhdl;
12
13
      architecture comparator of rgrewallab5vhdl is
14
           signal C: std_logic_vector(7 downto 0);
           signal D: std_logic_vector(3 downto 0);
           signal E: std_logic_vector(6 downto 0);
17
          begin
               process(A,B,C,D,E) is
               begin
21
                    C(0) \leftarrow NOT(A(3)) AND B(3);
                    C(1) \leftarrow A(3) \text{ AND NOT}(B(3));
22
23
                    C(2) \leftarrow NOT(A(2)) AND B(2);
                    C(3) \leftarrow A(2) \text{ AND NOT}(B(2));
                    C(4) \leftarrow NOT(A(1)) AND B(1);
26
                    C(5) \leftarrow A(1) \text{ AND NOT}(B(|1|));
                    C(6) \leftarrow NOT(A(0)) AND B(0);
                    C(7) \leftarrow A(0) \text{ AND } NOT(B(0));
                    D(0) \leftarrow NOT(C(0) OR C(1));
```

```
D(1) \leftarrow NOT(C(2) OR C(3));
                        D(2) \leftarrow NOT(C(4) OR C(5));
                        D(3) \leftarrow NOT(C(6) OR C(7));
34
                        E(0) <= D(0) AND C(2);
                        E(1) <= D(0) AND C(3);
                        E(2) \leftarrow D(0) \text{ AND } D(1) \text{ AND } C(4);
                        E(3) \leftarrow D(0) \text{ AND } D(1) \text{ AND } C(5);
                        E(4) \leftarrow D(0) \text{ AND } D(1) \text{ AND } D(2) \text{ AND } C(6);
                        E(5) \leftarrow D(0) AND D(1) AND D(2) AND C(7);
40
                        E(6) \leftarrow D(0) \text{ AND } D(1) \text{ AND } D(2) \text{ AND } D(3);
42
                        LED(0) \leftarrow C(0) OR E(0) OR E(2) OR E(4);
                        LED(1) \leftarrow E(6);
44
                        LED(2) \leftarrow C(1) OR E(1) OR E(3) OR E(5);
                   end process;
       end comparator;
```


## VHDL compilation report:



#### Pin Planner screenshot:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate
<u></u> A[3]	Input	PIN_AF10	3A	B3A_N0	PIN_AB27	2.5 V (default)		12mA (default)	
▲ A[2]	Input	PIN_AF9	3A	B3A_N0	PIN_AA26	2.5 V (default)		12mA (default)	
L A[1]	Input	PIN_AC12	3A	B3A_N0	PIN_AB28	2.5 V (default)		12mA (default)	
₽ A[0]	Input	PIN_AB12	3A	B3A_N0	PIN_V25	2.5 V (default)		12mA (default)	
₽ B[3]	Input	PIN_AC9	3A	B3A_N0	PIN_AD29	2.5 V (default)		12mA (default)	
B[2]	Input	PIN_AE11	3A	B3A_N0	PIN_AA30	2.5 V (default)		12mA (default)	
■ B[1]	Input	PIN_AD12	3A	B3A_N0	PIN_AB30	2.5 V (default)		12mA (default)	
■ B[0]	Input	PIN_AD11	3A	B3A_N0	PIN_AA28	2.5 V (default)		12mA (default)	
	Output	PIN_V17	4A	B4A_N0	PIN_AC28	2.5 V (default)		12mA (default)	1 (default)
	Output	PIN_W16	4A	B4A_N0	PIN_AC29	2.5 V (default)		12mA (default)	1 (default)
SED[0]	Output	PIN V16	4A	B4A NO	PIN W25	2.5 V (default)		12mA (default)	1 (default)

## VHDL RTL View:



## Verilog introduction:


For the program in Verilog we will need to initialize the module with the parameters having the three inputs and eight outputs. Within the module block we will use 3 different array variables. Where the first array variable will have a total storage of 8 bits and will contain the either A' AND B or A AND B'. The second array variable will store 4 bits where it will contain nor or the ascending order of the previous array. The final array will be 7 bits long and will be AND Gate which merge variable of the second array and some case the first array so that the logic structure will follow the truth table.

#### Verilog program screenshot:

```
module rgrewallab5verilog(input [3:0]A,input [3:0]B,output reg [2:0]LED);
         reg [7:0] C;
         reg [3:0] D;
         reg [6:0] E;
         always @(A,B,C,D,E) begin
              C[0] = !A[3] && B[3];
              C[1] = A[3] && !B[3];
              C[2] = !A[2] && B[2];
              C[3] = A[2] && !B[2];
              C[4] = !A[1] && B[1];
              C[5] = A[1] && |B[1];
11
              C[6] = !A[0] && B[0];
              C[7] = A[0] && !B[0];
              D[0] = !(C[0] || C[1]);
              D[1] = !(C[2] || C[3]);
              D[2] = !(C[4] || C[5]);
              D[3] = !(C[6] || C[7]);
              E[0] = D[0] && C[2];
              E[1] = D[0] && C[3];
              E[2] = D[0] \&\& D[1] \&\& C[4];
              E[3] = D[0] && D[1] && C[5];
              E[4] = D[0] \&\& D[1] \&\& D[2] \&\& C[6];
              E[5] = D[0] \&\& D[1] \&\& D[2] \&\& C[7];
              E[6] = D[0] \&\& D[1] \&\& D[2] \&\& D[3];
              LED[0] = C[0] || E[0] || E[2] || E[4];
              LED[1] = E[6];
              LED[2] = C[1] || E[1] || E[3] || E[5];
```

```
31 end
32 endmodule
```


## Verilog compilation report:



## Verilog pin planner screenshot:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate
<u>♣</u> A[3]	Input	PIN_AF10	3A	B3A_N0	PIN_AB27	2.5 V (default)		12mA (default)	
<u>►</u> A[2]	Input	PIN_AF9	3A	B3A_N0	PIN_AA26	2.5 V (default)		12mA (default)	
<u>-</u> A[1]	Input	PIN_AC12	3A	B3A_N0	PIN_AB28	2.5 V (default)		12mA (default)	
L A[0]	Input	PIN_AB12	3A	B3A_N0	PIN_V25	2.5 V (default)		12mA (default)	
₽ B[3]	Input	PIN_AC9	3A	B3A_N0	PIN_AD29	2.5 V (default)		12mA (default)	
₽ B[2]	Input	PIN_AE11	3A	B3A_N0	PIN_AA30	2.5 V (default)		12mA (default)	
₽ B[1]	Input	PIN_AD12	3A	B3A_N0	PIN_AB30	2.5 V (default)		12mA (default)	
<b>≗</b> B[0]	Input	PIN_AD11	3A	B3A_N0	PIN_AA28	2.5 V (default)		12mA (default)	
¥ LED[2]	Output	PIN_V17	4A	B4A_N0	PIN_AC28	2.5 V (default)		12mA (default)	1 (default)
	Output	PIN_W16	4A	B4A_N0	PIN_AC29	2.5 V (default)		12mA (default)	1 (default)
■ LED[0]	Output	PIN V16	4A	B4A NO	PIN W25	2.5 V (default)		12mA (default)	1 (default)

## Verilog RTL View:



## Conclusion:

Thus we can conclude that by both the programming languages we by following the above truth table we can create a 4-bit magnitude comparator.

## Reference:

https://www.101computing.net/binary-comparators-using-logic-gates/

 $\underline{https://forums.ni.com/t5/Multisim-and-Ultiboard/4-bit-magnitude-comparator/td-p/3887290}$