

Digital Design Principles

Full Adder

Name: Rajkaran Singh Grewal


Student No: 8882386

Email: rgrewal2386@conestogac.on.ca

Objective:

- I use VHDL to implement simple 4-bit Full Adder.
- Set up a project in quartus || targeting your FPGA board.

Truth Table:



Inputs			Outputs	
A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

VHDL Introduction:

To make the program in VHDL we will need to initialize the library and entity. Within the entity we will state the vector of 4 switch for a and b. We will also add a switch for carry in and another switch to change from half adder and full adder. For the output we will need a vector to store for the two 7-segment led, and the vector of 4 led for Sum and Carry. Within the architecture of the program, we will have a case where the state switch is checked if it's on and if it's on the code of the full adder will run and if it's not on the code for the half adder will one. If the full adder code is running the first seven segment led will light up F and the second one

will light up A. When the half adder is running the first seven segment led will light up H and the second one will light up A. The rest of the program will calculate the Sum and the Carry according to the way the half adder/ Full adder works.

VHDL program screenshot:

```
VHDL > rgrewallab6vhd1.vhd
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  entity rgrewallab6vhd1 is
4      port(
5          A: in std_logic_vector(3 downto 0);
6          B: in std_logic_vector(3 downto 0);
7          C: in std_logic;
8          State: in std_logic;
9          Hex1: out std_logic_vector(6 downto 0);
10         Hex2: out std_logic_vector(6 downto 0);
11         Sum: out std_logic_vector(3 downto 0);
12         Carry: out std_logic_vector(3 downto 0)
13     );
14 end rgrewallab6vhd1;
15
16 architecture adder of rgrewallab6vhd1 is
17     signal carryin: std_logic_vector(3 downto 0);
18     begin
19         process(A,B,C,State) is
20             begin
21                 case State is
22                     when '1' =>
23                         Hex1 <= "0111000";
24                         Hex2 <= "0001000";
25                         carryin(0) <= C;
26                         Sum(0) <= (A(0) XOR B(0)) XOR carryin(0);
27                         carryin(1) <= ((A(0) XOR B(0)) and carryin(0)) or (A(0) and B(0));
28
29                         Sum(1) <= (A(1) XOR B(1)) XOR carryin(1);
30                         carryin(2) <= ((A(1) xor B(1)) and carryin(1)) or (A(1) and B(1));
31
32                         Sum(2) <= (A(2) XOR B(2)) XOR carryin(2);
33                         carryin(3) <= ((A(2) xor B(2)) and carryin(2)) or (A(2) and B(2));
34
35                         Sum(3) <= (A(3) XOR B(3)) XOR carryin(3);
36                         Carry(0) <= ((A(3) xor B(3)) and carryin(3)) or (A(3) and B(3));
37
38                     when '0' =>
39                         Hex1 <= "1001000";
40                         Hex2 <= "0001000";
41
42                         Sum(0) <= A(0) XOR B(0);
43                         Carry(0) <= A(0) AND B(0);
44
45                         Sum(1) <= A(1) XOR B(1);
46                         Carry(1) <= A(1) AND B(1);
47
48                         Sum(2) <= A(2) XOR B(2);
49                         Carry(2) <= A(2) AND B(2);
50
51                         Sum(3) <= A(3) XOR B(3);
52                         Carry(3) <= A(3) AND B(3);
53
54                     when others =>
55                         Sum <= "0000";
56                         Carry <= "0000";
57                 end case;
58             end process;
59 end adder;
```

VHDL compilation report:

d X		Compilation Report - rgrewallab6vhdl X
Flow Summary		
Q <<Filter>>		
Flow Status	Successful - Thu Mar 9 17:43:50 2023	
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition	
Revision Name	rgrewallab6vhdl	
Top-level Entity Name	rgrewallab6vhdl	
Family	Cyclone V	
Device	5CSEMA5F31C6	
Timing Models	Final	
Logic utilization (in ALMs)	10 / 32,070 (< 1 %)	
Total registers	0	
Total pins	32 / 457 (7 %)	
Total virtual pins	0	
Total block memory bits	0 / 4,065,280 (0 %)	
Total DSP Blocks	0 / 87 (0 %)	
Total HSSI RX PCSs	0	
Total HSSI PMA RX Deserializers	0	
Total HSSI TX PCSs	0	
Total HSSI PMA TX Serializers	0	
Total PLLs	0 / 6 (0 %)	
Total DLLs	0 / 4 (0 %)	

Pin Planner screenshot:

in A[3]	Input	PIN_AE12	3A	B3A_N0	PIN_AE12	2.5 V
in A[2]	Input	PIN_AD10	3A	B3A_N0	PIN_AD10	2.5 V
in A[1]	Input	PIN_AC9	3A	B3A_N0	PIN_AC9	2.5 V
in A[0]	Input	PIN_AE11	3A	B3A_N0	PIN_AE11	2.5 V
in B[3]	Input	PIN_AD12	3A	B3A_N0	PIN_AD12	2.5 V
in B[2]	Input	PIN_AD11	3A	B3A_N0	PIN_AD11	2.5 V
in B[1]	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V
in B[0]	Input	PIN_AF9	3A	B3A_N0	PIN_AF9	2.5 V
in C	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V
out Carry[3]	Output	PIN_V18	4A	B4A_N0	PIN_V18	2.5 V
out Carry[2]	Output	PIN_V17	4A	B4A_N0	PIN_V17	2.5 V
out Carry[1]	Output	PIN_W16	4A	B4A_N0	PIN_W16	2.5 V
out Carry[0]	Output	PIN_V16	4A	B4A_N0	PIN_V16	2.5 V
out Hex1[6]	Output	PIN_V25	5B	B5B_N0	PIN_V25	2.5 V
out Hex1[5]	Output	PIN_AA28	5B	B5B_N0	PIN_AA28	2.5 V
out Hex1[4]	Output	PIN_Y27	5B	B5B_N0	PIN_Y27	2.5 V
out Hex1[3]	Output	PIN_AB27	5B	B5B_N0	PIN_AB27	2.5 V
out Hex1[2]	Output	PIN_AB26	5A	B5A_N0	PIN_AB26	2.5 V
out Hex1[1]	Output	PIN_AA26	5B	B5B_N0	PIN_AA26	2.5 V
out Hex1[0]	Output	PIN_AA25	5A	B5A_N0	PIN_AA25	2.5 V
out Hex2[6]	Output	PIN_AA24	5A	B5A_N0	PIN_AA24	2.5 V
out Hex2[5]	Output	PIN_Y23	5A	B5A_N0	PIN_Y23	2.5 V
out Hex2[4]	Output	PIN_Y24	5A	B5A_N0	PIN_Y24	2.5 V
out Hex2[3]	Output	PIN_W22	5A	B5A_N0	PIN_W22	2.5 V
out Hex2[2]	Output	PIN_W24	5A	B5A_N0	PIN_W24	2.5 V
out Hex2[1]	Output	PIN_V23	5A	B5A_N0	PIN_V23	2.5 V
out Hex2[0]	Output	PIN_W25	5B	B5B_N0	PIN_W25	2.5 V
in State	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
out Sum[3]	Output	PIN_Y21	5A	B5A_N0	PIN_Y21	2.5 V
out Sum[2]	Output	PIN_W21	5A	B5A_N0	PIN_W21	2.5 V
out Sum[1]	Output	PIN_W20	5A	B5A_N0	PIN_W20	2.5 V
out Sum[0]	Output	PIN_Y19	4A	B4A_N0	PIN_Y19	2.5 V

Verilog introduction:

For the program in Verilog we will need to initialize the module with the parameters having we will state the vector of 4 switches for a and b. We will also add a switch for carry in and another switch to change from half adder and full adder. For the output we will need a vector to store for the two 7-segment led, and the vector of 4 led for Sum and Carry. We will have a case where the state switch is checked if it's on and if it's on the code of the full adder will run and if it's not on the code for the half adder will one. If the full adder code is running the first seven segment led will light up F and the second one will light up A. When the half adder is running the first seven segment led will light up H and the second one will light up A. The rest of the program will calculate the Sum and the Carry according to the way the half adder/ Full adder works.

.

Verilog program screenshot:


```
Verilog > rgrewallab6verilog.v
1  module rgrewallab6verilog(input [3:0]A,
2      input [3:0]B,
3      input C,
4      input State,
5      output reg [6:0] hex1,
6      output reg [6:0] hex2,
7      output reg[3:0] sum,
8      output reg[3:0] carry);
9
10     integer i;
11     reg carryin;
12     reg [1:0] adder;
13     always @(A,B,C,State) begin
14         carryin = C;
15         case(State)
16             1'b1:begin
17                 hex1 = 7'b0111000;
18                 hex2 = 7'b0001000;
19                 for(i = 0;i<4;i = i+1) begin
20                     adder = fullAdder(A[i],B[i],carryin);
21                     carryin = adder[1];
22                     sum[i] = adder[0];
23                 end
24                 carry[0] = carryin;
25             end
26             1'b0: begin
27                 hex1 = 7'b1001000;
28                 hex2 = 7'b0001000;
29                 for(i = 0;i<4;i=i+1) begin
30                     adder = halfAdder(A[i],B[i]);
31                     sum[i] = adder[0];
```

```

31         carry[i] = adder[1];
32     end
33 end
34 default: begin
35     sum = 4'b0000;
36     carry = 4'b0000;
37 end
38 endcase
39 end
40 function [1:0] halfAdder(input A,B);
41     reg Sum = A ^ B;
42     reg Carry = A && B;
43     halfAdder[0] = Sum;
44     halfAdder[1] = Carry;
45 endfunction
46 function [1:0] fullAdder(input A,B,Carryin);
47     reg Sum = A ^ B ^ Carryin;
48     reg Carryout = (A ^ B && Carryin) || (A && B);
49     fullAdder[0] = Sum;
50     fullAdder[1] = Carryout;
51 endfunction
52 endmodule

```

Verilog compilation report:

Compilation Report - rgrewallab6verilog ✕	
Flow Summary	
 <<Filter>>	
Flow Status	Successful - Thu Mar 9 17:41:14 2023
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name	rgrewallab6verilog
Top-level Entity Name	rgrewallab6verilog
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	9 / 32,070 (< 1 %)
Total registers	0
Total pins	32 / 457 (7 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

Verilog pin planner screenshot:

in A[3]	Input	PIN_AE12	3A	B3A_NO	PIN_AE12	2.5 V
in A[2]	Input	PIN_AD10	3A	B3A_NO	PIN_AD10	2.5 V
in A[1]	Input	PIN_AC9	3A	B3A_NO	PIN_AC9	2.5 V
in A[0]	Input	PIN_AE11	3A	B3A_NO	PIN_AE11	2.5 V
in B[3]	Input	PIN_AD12	3A	B3A_NO	PIN_AD12	2.5 V
in B[2]	Input	PIN_AD11	3A	B3A_NO	PIN_AD11	2.5 V
in B[1]	Input	PIN_AF10	3A	B3A_NO	PIN_AF10	2.5 V
in B[0]	Input	PIN_AF9	3A	B3A_NO	PIN_AF9	2.5 V
in C	Input	PIN_AC12	3A	B3A_NO	PIN_AC12	2.5 V
in State	Input	PIN_AB12	3A	B3A_NO	PIN_AB12	2.5 V
out carry[3]	Output	PIN_V18	4A	B4A_NO	PIN_V18	2.5 V
out carry[2]	Output	PIN_V17	4A	B4A_NO	PIN_V17	2.5 V
out carry[1]	Output	PIN_W16	4A	B4A_NO	PIN_W16	2.5 V
out carry[0]	Output	PIN_V16	4A	B4A_NO	PIN_V16	2.5 V
out hex1[6]	Output	PIN_V25	5B	B5B_NO	PIN_V25	2.5 V
out hex1[5]	Output	PIN_AA28	5B	B5B_NO	PIN_AA28	2.5 V
out hex1[4]	Output	PIN_Y27	5B	B5B_NO	PIN_Y27	2.5 V
out hex1[3]	Output	PIN_AB27	5B	B5B_NO	PIN_AB27	2.5 V
out hex1[2]	Output	PIN_AB26	5A	B5A_NO	PIN_AB26	2.5 V
out hex1[1]	Output	PIN_AA26	5B	B5B_NO	PIN_AA26	2.5 V
out hex1[0]	Output	PIN_AA25	5A	B5A_NO	PIN_AA25	2.5 V
out hex2[6]	Output	PIN_AA24	5A	B5A_NO	PIN_AA24	2.5 V
out hex2[5]	Output	PIN_Y23	5A	B5A_NO	PIN_Y23	2.5 V
out hex2[4]	Output	PIN_Y24	5A	B5A_NO	PIN_Y24	2.5 V
out hex2[3]	Output	PIN_W22	5A	B5A_NO	PIN_W22	2.5 V
out hex2[2]	Output	PIN_W24	5A	B5A_NO	PIN_W24	2.5 V
out hex2[1]	Output	PIN_V23	5A	B5A_NO	PIN_V23	2.5 V
out hex2[0]	Output	PIN_W25	5B	B5B_NO	PIN_W25	2.5 V
out sum[3]	Output	PIN_Y21	5A	B5A_NO	PIN_Y21	2.5 V
out sum[2]	Output	PIN_W21	5A	B5A_NO	PIN_W21	2.5 V
out sum[1]	Output	PIN_W20	5A	B5A_NO	PIN_W20	2.5 V
out sum[0]	Output	PIN_Y19	4A	B4A_NO	PIN_Y19	2.5 V

Conclusion:

Thus we can conclude that by both the programming languages we will have the led light up according to if the full adder is followed or the half adder is followed. The two seven-segment led will light up according to which state the fpga is in.