Digital Design Principles

Seven Segment Display

Name: Rajkaran Singh Grewal Student No: 8882386

Email: rgrewal2386@conestogac.on.ca

Objective:

- Use VHDL to implement a binary to 7 Segment decoder.
- Introduction to the VHDL Case statement.

Truth Table:

Sw3	Sw2	Sw1	Sw0	LED
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	Α
1	0	1	1	В

1	1	0	0	С
1	1	0	1	D
1	1	1	0	E
1	1	1	1	F

VHDL Introduction:

To make the program in VHDL we will need to initialize the library and entity. Within the entity we will state the 4 input switches and the seven segment display. Within the architecture of the program we will use case and when statement. Where for each different state the four inputs are the according segments of the seven segments display to light up the symbol to show the hexadecimal version of the input. The above truth table is the be followed to know which led is to be set accordingly.


VHDL program screenshot:

```
VHDL > ≡ rgrewallab7vhdl.vhd
      library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
      entity rgrewallab7vhdl is
           port(
               Sw: in std_logic_vector(3 downto 0);
               led: out std_logic_vector(6 downto 0)
           );
       end rgrewallab7vhdl;
 11
       architecture sevenSegmentDisplay of rgrewallab7vhdl is
 12
           begin
 13
               process(Sw) is
                   begin
                       case Sw is
                            when "0000" =>
 17
                                led <= "0000001";</pre>
                            when "0001" =>
                                led <= "1001111";</pre>
 21
 22
                            when "0010" =>
                                led <= "0010010";</pre>
                            when "0011" =>
                                led <= "0000110";
                            when "0100" =>
                                led <= "1001100";
```


```
when "0101" =>
   led <= "0100100";
when "0110" =>
   led <= "0100000";
when "0111" =>
    led <= "0001111";</pre>
when "1000" =>
   led <= "0000000";
when "1001" =>
   led <= "0001100";
when "1010" =>
   led <= "0001000";
when "1011" =>
    led <= "1100000";
when "1100" =>
   led <= "0110001";
when "1101" =>
    led <= "1000010";</pre>
when "1110" =>
    led <= "0110000";
```

```
61
                   when "1111" =>
                   led <= "0111000";
64
                  led <= "1111111";
   end process;
68 end sevenSegmentDisplay;
```

VHDL compilation report:



Pin Planner screenshot:



Verilog introduction:


For the program in Verilog we will need to initialize the module with the parameters having the four inputs and a seven segment display. Within the module block we use case where the output will assign the value according to the state of the input which matches to the truth table.

Verilog program screenshot:


```
Verilog > ≡ rgrewallab7verilog.v
      module rgrewallab7verilog(input [3:0] Sw,output reg [6:0] led);
       always @(Sw) begin
           case(Sw)
               4'b0000: begin
                   led = 7'b0000001;
               end
               4'b0001: begin
                   led = 7'b1001111;
               end
               4'b0010: begin
 11
                   led = 7'b0010010;
 12
               end
               4'b0011: begin
 13
                   led = 7'b0000110;
               end
               4'b0100: begin
 17
                   led = 7'b1001100;
               end
               4'b0101: begin
                   led = 7'b0100100;
 21
               end
 22
               4'b0110: begin
                   led = 7'b0100000;
 23
               end
               4'b0111: begin
                   led = 7'b0001111;
               end
               4'b1000: begin
                   led = 7'b0000000;
 30
               end
```

```
4'b1001: begin
                led = 7'b0001100;
             end
             4'b1010: begin
                 led = 7'b0001000;
             end
             4'b1011: begin
                 led = 7'b1100000;
             end
40
             4'b1100: begin
                 led = 7'b0110001;
             end
             4'b1101: begin
                 led = 7'b1000010;
             end
             4'b1110: begin
                 led = 7'b0110000;
             end
             4'b1111: begin
                 led = 7'b0111000;
             end
             default: begin
                 led = 7'b1111111;
54
             end
         endcase
     end
     endmodule
```

Verilog compilation report:



Verilog pin planner screenshot:



Conclusion:

Thus we can conclude that by both the programming languages we will use case statement and the one seven segment display which corresponds to the input will light up. The above truth table will be followed to show a binary to hexacode convertor.