Digital Design Principles

Crosswalk Controller

Name: Rajkaran Singh Grewal Student No: 8882386 Email: rgrewal2386@conestogac.on.ca

Objective:

- I use VHDL to implement a Crosswalk Controller.
- Introduction to Clock Frequency.

Verilog introduction:

For the program in Verilog, we will be initializing a main module which will have the following parameters: an input clock, four input push-buttons, 6 output arrays for the seven segment arrays, and finally an output led.

Within the module we will have a wire named clock Phase for the clock phase and output of the second module. We will also initialize two registers holding an array of 4 units for counter 1 and counter 2. Where counter 1 will have the initial value of 0000, and the initial value of counter 2 will be 1000 (8 in decimal). We will then initialize four registers for the push state, the state when the push buttons are pressed. We will initialize a module clock cycle for converting the 50 MHz in-built clock to a 1 Hz clock for our use. The module will take an input of our clock and will return the output of the wire clock Phase.

Within the always block where we are checking the posedge of clock Phase, we increment both the counters by one. Then we have an if statement which checks when the counter 1 is greater by the value of 15, and when it is we set the value of counter 1 to zero, we set the value of the first push state to zero and the third push state to zero. We have another if statement which checks when the value of counter 1 is greater than 8 and when it is it will set the value of the first and third push state to zero. The next if statement will check when the counter 2 is greater than 15 and when it is it will set the value of counter 2 to zero and set the value of the second and fourth push state to zero. The next if statement will check when the counter 2 will be greater than 8 and when it is it will set the value of second and fourth push set to zero. The next if statement will check if the value of push button 1 is zero it will set the value of push state 1 to 1 and the led will also be set to one. And in the condition of else we will set the led to zero. The same will continue with the rest of the push buttons. And finally, we will set the value of hex according to the output of the functions from display Seven Segment and

displaySevenSegment2. With these functions the value of the input are check through using a case and the output are set according to which of the input we received.

Finally in the second module we will register a counter holding a value of 26 units to zero. And when the counter value reaches 49,999,998 it will set the output clock to one while when the value reaches 49,999,999 the counter will be reset back to zero and the output, we be set to zero as well.

.

Verilog program screenshot:

```
module rgrewallab10Verilog(input CLK,
                                  input pushButton1,
                                  input pushButton2,
                                  input pushButton3,
                                  input pushButton4,
                                  output reg [6:0] hex1,
                                  output reg [6:0] hex2,
                                  output reg [6:0] hex3,
                                  output reg [6:0] hex4,
10
                                  output reg [6:0] hex5,
11
                                  output reg [6:0] hex6,
12
                                  output reg led
13
                                  );
14
         wire clockPhase;
15
         reg [3:0] counter = 4'b0000;
         reg [3:0] counter2 = 4'b1000;
17
         reg pushState1 = 0;
         reg pushState2 = 0;
18
         reg pushState3 = 0;
19
20
         reg pushState4 = 0;
         clockCycle colock(.CLK(CLK),
21
                              .clockCycle(clockPhase));
22
23
         always @(posedge clockPhase) begin
24
             counter = counter + 1;
25
             counter2 = counter2 + 1;
             if(counter > 15) begin
26
27
                  counter = 0;
                  pushState1 = 0;
28
29
                  pushState3 = 0;
30
             end
```

```
if(counter > 8) begin
                 pushState1 = 0;
                 pushState3 = 0;
33
             end
             if(counter2 > 15) begin
36
                 counter2 = 0;
                 pushState2 = 0;
                 pushState4 = 0;
             if(counter2 > 8) begin
                 pushState2 = 0;
                 pushState4 = 0;
42
             if(pushButton1 == 0) begin
                 pushState1 = 1;
                 led = 1;
             else begin
                 led = 0;
51
52
             if(pushButton2 == 0) begin
                 pushState2 = 1;
                 led = 1;
             else begin
                 led = 0;
```


```
if(pushButton3 == 0) begin
62
                 pushState3 = 1;
                 led = 1;
64
             else begin
                 led = 0;
67
             if(pushButton4 == 0) begin
70
                 pushState4 = 1;
71
                 led = 1;
72
73
             else begin
74
                 led = 0;
75
76
             hex1 = displaySevenSegment(counter);
             hex2 = displaySevenSegment(counter2);
78
79
             hex3 = displaySevenSegment2(pushState1,counter);
             hex4 = displaySevenSegment2(pushState2, counter2);
80
81
             hex5 = displaySevenSegment2(pushState3, counter);
             hex6 = displaySevenSegment2(pushState4, counter2);
82
         end
         function [6:0] displaySevenSegment(input [3:0] counter);
84
         case(counter)
             4'b0000: begin
86
                 displaySevenSegment = 7'b0100001;
87
             end
88
89
             4'b0001: begin
90
                 displaySevenSegment = 7'b0100001;
```

```
end
              4'b0010: begin
                  displaySevenSegment = 7'b0100001;
              4'b0011: begin
                  displaySevenSegment = 7'b0100001;
              4'b0100: begin
                  displaySevenSegment = 7'b0100001;
              end
              4'b0101: begin
                  displaySevenSegment = 7'b1011000;
              end
              4'b0110: begin
                  displaySevenSegment = 7'b1011000;
              end
              4'b0111: begin
                  displaySevenSegment = 7'b1011000;
              end
              default: begin
110
                  displaySevenSegment = 7'b1111010;
111
112
              end
113
114
         endfunction
115
          function [6:0] displaySevenSegment2(input pushState,input [4:0] counter);
              if(pushState == 0) begin
116
117
                  displaySevenSegment2 = 7'b1111111;
118
119
              else begin
120
                 case(counter)
```

```
121
                       4'b0000:begin
122
                           displaySevenSegment2 = 7'b0001111;
123
                       end
                       4'b0001: begin
124
125
                           displaySevenSegment2 = 7'b0100000;
126
                       end
127
                       4'b0010: begin
128
                           displaySevenSegment2 = 7'b0100100;
129
                       end
130
                       4'b0011: begin
131
                           displaySevenSegment2 = 7'b1001100;
132
                       end
133
                       4'b0100: begin
                           displaySevenSegment2 = 7'b0000110;
134
135
                       end
                       4'b0101: begin
136
137
                           displaySevenSegment2 = 7'b0010010;
138
                       end
139
                       4'b0110: begin
140
                           displaySevenSegment2 = 7'b1001111;
141
                       end
                       4'b0111: begin
142
143
                           displaySevenSegment2 = 7'b0000001;
144
                       end
145
                       default: begin
146
                           displaySevenSegment2 = 7'b00000000;
147
                       end
148
                   endcase
149
          endfunction
150
```

```
151
      endmodule
      module clockCycle(input CLK,
152
                          output reg clockCycle);
153
154
          reg [26:0] counter = 0;
          always @(posedge CLK) begin
155
156
              counter = counter + 1;
              if(counter == 49_999_999) begin
158
                  counter = 0;
159
                  clockCycle = 0;
160
              else if(counter == 49_999_998) begin
                  clockCycle = 1;
162
164
          end
      endmodule
```

Verilog compilation report:



Verilog pin planner screenshot:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
L CLK	Input	PIN_AF14	3B	B3B_N0	PIN_AF14	2.5 V
≌ hex1[6]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V
≌ hex1[5]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V
≌ hex1[4]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V
≌ hex1[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V
≌ hex1[2]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V
≌ hex1[1]	Output	PIN_AG28	5A	B5A_N0	PIN_AG28	2.5 V
≌ hex1[0]	Output	PIN_AH28	5A	B5A_N0	PIN_AH28	2.5 V
≌ hex2[6]	Output	PIN_AJ29	5A	B5A_N0	PIN_AJ29	2.5 V
≌ hex2[5]	Output	PIN_AH29	5A	B5A_N0	PIN_AH29	2.5 V
≌ hex2[4]	Output	PIN_AH30	5A	B5A_N0	PIN_AH30	2.5 V
≌ hex2[3]	Output	PIN AG30	5A	B5A_N0	PIN AG30	2.5 V
≌ hex2[2]	Output	PIN_AF29	5A	B5A_N0	PIN_AF29	2.5 V
≌ hex2[1]	Output	PIN_AF30	5A	B5A NO	PIN AF30	2.5 V
" hex2[0]	Output	PIN_AD27	5A	B5A_N0	PIN_AD27	2.5 V
" hex3[6]	Output	PIN_AB23	5A	B5A_N0	PIN_AB23	2.5 V
≌ hex3[5]	Output	PIN AE29	5B	B5B N0	PIN AE29	2.5 V
₩ hex3[4]	Output	PIN_AD29	5B	B5B_N0	PIN_AD29	2.5 V
" hex3[3]	Output	PIN AC28	5B	B5B N0	PIN AC28	2.5 V
out, have I'm a Juo	Output	DINI ADSO	5D	DED NO	DINI ADSO	251/
≌ hex3[2]	Output	PIN_AD30	5B	B5B_N0	PIN_AD30	2.5 V
≌ hex3[1]	Output	PIN_AC29	5B	B5B_N0	PIN_AC29	2.5 V
≌ hex3[0]	Output	PIN AC30	5B	B5B_N0	PIN AC30	2.5 V
≌ hex4[6]	Output	PIN AD26	5A	B5A_N0	PIN AD26	2.5 V
hex4[5]	Output	PIN AC27	5A	B5A_N0	PIN_AC27	2.5 V
hex4[4]	Output	PIN_AD25	5A	B5A_N0	PIN_AD25	2.5 V
å hex4[3]	Output	PIN AC25	5A	B5A_N0	PIN AC25	2.5 V
₩ hex4[2]	Output	PIN_AB28	5B	B5B_N0	PIN_AB28	2.5 V
å hex4[1]	Output	PIN AB25	5A	B5A_N0	PIN AB25	2.5 V
å hex4[0]	Output	PIN AB22	5A	B5A_N0	PIN AB22	2.5 V
₩ hex5[6]	Output	PIN AA24	5A	B5A_N0	PIN_AA24	2.5 V
\$\tex5[5]	Output	PIN_Y23	5A	B5A_N0	PIN_Y23	2.5 V
å hex5[4]	Output	PIN Y24	5A	B5A_N0	PIN_Y24	2.5 V
₩ hex5[3]	Output	PIN W22	5A	B5A_N0	PIN_W22	2.5 V
\$ hex5[2]	Output	PIN_W24	5A	B5A_N0	PIN_W24	2.5 V
" hex5[1]	Output	PIN V23	5A	B5A_N0	PIN_V23	2.5 V
å hex5[0]	Output	PIN W25	5B	B5B_N0	PIN_W25	2.5 V
\$ hex6[6]	Output	PIN_V25	5B	B5B_N0	PIN_V25	2.5 V
■ hex6[5]	Output	PIN AA28	5B	B5B N0	PIN AA28	2.5 V
out hove[4]	Output	DIM V27	50	DED NO	DIM V27	2.5.1/
≌ hex6[5]	Output	PIN_AA28	5B	B5B_N0	PIN_AA28	2.5 V
≌ hex6[4]	Output	PIN_Y27	5B	B5B_N0	PIN_Y27	2.5 V
≌ hex6[3]	Output	PIN_AB27	5B	B5B_N0	PIN_AB27	2.5 V
≌ hex6[2]	Output	PIN_AB26	5A	B5A_N0	PIN_AB26	2.5 V
≌ hex6[1]	Output	PIN_AA26	5B	B5B_N0	PIN_AA26	2.5 V
≌ hex6[0]	Output	PIN_AA25	5A	B5A_N0	PIN_AA25	2.5 V
≌ led	Output	PIN_V16	4A	B4A_N0	PIN_V16	2.5 V
<u></u> pushButton1	Input	PIN_AA14	3B	B3B_N0	PIN_AA14	2.5 V
pushButton2	Input	PIN_AA15	3B	B3B_N0	PIN_AA15	2.5 V
pushButton3	Input	PIN_W15	3B	B3B_N0	PIN_W15	2.5 V
pushButton4	Input	PIN_Y16	3B	B3B_N0	PIN_Y16	2.5 V

Conclusion:

Thus we can conclude that by using the programming language of verilog we will set a four set crossWalk using the simplest manner and using a secondary module.