

# Digital Design Principles

## Shift Register

Name: Rajkaran Singh Grewal

Student No: 8882386

Email: rgrewal2386@conestogac.on.ca

### Objective:

- Design a parallel load, left and right shift register.

### VHDL Introduction:

To make the program in VHDL we will need to initialize the library and entity. Within the entity we will have the following inputs, a standard logic vector of 6 bits for the switch inputs, a standard logic vector of 2 elements for the choice of null, load, shift right and shift left, a standard logic for the push button. For the outputs we will have 4 standard logic vector of a total length of seven elements for the seven segment display, and we will have a standard logic for the led light to let us know that the push button is pressed. Within the architecture we will have the following logic, we will initialize two elements one will be an integer to store the counter value. And the next value will be a standard logic vector which stores 4 elements will represent the four elements we will be manipulating. In the process we will check if the push button is pressed and if it is pressed than we will light up the led, and then check if the counter value is less than one. If it is than we will increment the value of count by one and use a case statement to check if the choice is one of the following options where when choice represents both 0 than nothing will be done. If the second element is high than we will shift the load element to the left by one, and add the value in switch 0 to the last element. In the case of the first element is only high than we will shift the load Element by one to the right and add the value in switch 5 to the first element. For the case of both elements are high than we will load the values in switch 4 to 1 to the load Element. After the if statement that checks if the count is less than one, we will set the seven-segment display with the correct representation of the value so if it's a 0 it will show a zero, and if it is a one than it will show a one. And after the if statement where we check if the push button is pressed, we will finish the program with an else statement where we set the led to low and the count back to zero.

```
Lab 8 > VHDL > rgrewallab8VHDL.vhd
1  Library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  entity rgrewallab8VHDL is
4      port(
5          S: in std_logic_vector(5 downto 0);
6          choice: in std_logic_vector(1 downto 0);
7          P: in std_logic;
8          hex1: out std_logic_vector(6 downto 0);
9          hex2: out std_logic_vector(6 downto 0);
10         hex3: out std_logic_vector(6 downto 0);
11         hex4: out std_logic_vector(6 downto 0);
12         led: out std_logic
13     );
14 end rgrewallab8VHDL;
15
16 architecture shiftRegister of rgrewallab8VHDL is
17     signal count: integer := 0;
18     signal loadValue: std_logic_vector(3 downto 0) := "0000";
19 begin
20     process(S,choice,count,loadValue,P) is
21     begin
22         if(P = '0') then
23             led <= '1';
24             if(count < 1) then
25                 count <= count + 1;
26                 case choice is
27                     when "00" =>
28                         NULL;
29                     when "01" =>
30                         loadValue(3) <= loadValue(2);
```

```
1  Library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
```

```

4      port(
5          S: in std_logic_vector(5 downto 0);
6          choice: in std_logic_vector(1 downto 0);
7          P: in std_logic;
8          hex1: out std_logic_vector(6 downto 0);
9          hex2: out std_logic_vector(6 downto 0);
10         hex3: out std_logic_vector(6 downto 0);
11         hex4: out std_logic_vector(6 downto 0);
12         led: out std_logic
13     );

```

15

```
17     signal count: integer := 0;
18     signal loadValue: std_logic_vector(3 downto 0) := "0000";
```

```
20 process(S,choice,count,loadValue,P) is
21 begin
```

```
24         if(count < 1) then
```

```
26         case choice is
```

```
28                                     NULL;
```

```
30         loadValue(3) <= loadValue(2);
```

```
31         loadValue(2) <= loadValue(1);
32         loadValue(1) <= loadValue(0);
33         loadValue(0) <= S(0);
34         when "10" =>
35             loadValue(0) <= loadValue(1);
36             loadValue(1) <= loadValue(2);
37             loadValue(2) <= loadValue(3);
38             loadValue(3) <= S(5);
39         when "11" =>
40             loadValue(0) <= S(1);
41             loadValue(1) <= S(2);
42             loadValue(2) <= S(3);
43             loadValue(3) <= S(4);
44         when others =>
45             NULL;
46     end case;
47 end if;
48 case loadValue(0) is
49     when '0' =>
50         hex1 <= "0000001";
51     when '1' =>
52         hex1 <= "1001111";
53     when others =>
54         hex1 <= "0000000";
55 end case;
56 case loadValue(1) is
57     when '0' =>
58         hex2 <= "0000001";
59     when '1' =>
60         hex2 <= "1001111";
```




















```
61         when others =>
62             hex2 <= "0000000";
63     end case;
64     case loadValue(2) is
65     when '0' =>
66         hex3 <= "0000001";
67     when '1' =>
68         hex3 <= "1001111";
69     when others =>
70         hex3 <= "0000000";
71     end case;
72     case loadValue(3) is
73     when '0' =>
74         hex4 <= "0000001";
75     when '1' =>
76         hex4 <= "1001111";
77     when others =>
78         hex4 <= "0000000";
79     end case;
80     else
81         led <= '0';
82         count <= 0;
83     end if;
84 end process;
85 end shiftRegister;
86
```

## VHDL compilation report:

Flow Summary	
<<Filter>>	
Flow Status	Successful - Thu Mar 23 16:25:55 2023
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name	rgrewallab8VHDL
Top-level Entity Name	rgrewallab8VHDL
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	45 / 32,070 (< 1 %)
Total registers	0
Total pins	38 / 457 (8 %)
Total virtual pins	0
Total block memory bits	Total pins 65,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

## Pin Planner screenshot:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
choice[1]	Input	PIN_AC9	3A	B3A_N0	PIN_AC9	2.5 V
choice[0]	Input	PIN_AE11	3A	B3A_N0	PIN_AE11	2.5 V
hex1[6]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V
hex1[5]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V
hex1[4]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V
hex1[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V
hex1[2]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V
hex1[1]	Output	PIN_AG28	5A	B5A_N0	PIN_AG28	2.5 V
hex1[0]	Output	PIN_AH28	5A	B5A_N0	PIN_AH28	2.5 V
hex2[6]	Output	PIN_AJ29	5A	B5A_N0	PIN_AJ29	2.5 V
hex2[5]	Output	PIN_AH29	5A	B5A_N0	PIN_AH29	2.5 V
hex2[4]	Output	PIN_AH30	5A	B5A_N0	PIN_AH30	2.5 V
hex2[3]	Output	PIN_AG30	5A	B5A_N0	PIN_AG30	2.5 V
hex2[2]	Output	PIN_AF29	5A	B5A_N0	PIN_AF29	2.5 V
hex2[1]	Output	PIN_AF30	5A	B5A_N0	PIN_AF30	2.5 V
hex2[0]	Output	PIN_AD27	5A	B5A_N0	PIN_AD27	2.5 V
hex3[6]	Output	PIN_AB23	5A	B5A_N0	PIN_AB23	2.5 V
hex3[5]	Output	PIN_AE29	5B	B5B_N0	PIN_AE29	2.5 V
hex3[4]	Output	PIN_AD29	5B	B5B_N0	PIN_AD29	2.5 V

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
 hex3[3]	Output	PIN_AC28	5B	B5B_NO	PIN_AC28	2.5 V
 hex3[2]	Output	PIN_AD30	5B	B5B_NO	PIN_AD30	2.5 V
 hex3[1]	Output	PIN_AC29	5B	B5B_NO	PIN_AC29	2.5 V
 hex3[0]	Output	PIN_AC30	5B	B5B_NO	PIN_AC30	2.5 V
 hex4[6]	Output	PIN_AD26	5A	B5A_NO	PIN_AD26	2.5 V
 hex4[5]	Output	PIN_AC27	5A	B5A_NO	PIN_AC27	2.5 V
 hex4[4]	Output	PIN_AD25	5A	B5A_NO	PIN_AD25	2.5 V
 hex4[3]	Output	PIN_AC25	5A	B5A_NO	PIN_AC25	2.5 V
 hex4[2]	Output	PIN_AB28	5B	B5B_NO	PIN_AB28	2.5 V
 hex4[1]	Output	PIN_AB25	5A	B5A_NO	PIN_AB25	2.5 V
 hex4[0]	Output	PIN_AB22	5A	B5A_NO	PIN_AB22	2.5 V
 led	Output	PIN_V16	4A	B4A_NO	PIN_V16	2.5 V
 P	Input	PIN_Y16	3B	B3B_NO	PIN_Y16	2.5 V
 S[5]	Input	PIN_AD12	3A	B3A_NO	PIN_AD12	2.5 V
 S[4]	Input	PIN_AD11	3A	B3A_NO	PIN_AD11	2.5 V
 S[3]	Input	PIN_AF10	3A	B3A_NO	PIN_AF10	2.5 V
 S[2]	Input	PIN_AF9	3A	B3A_NO	PIN_AF9	2.5 V
 S[1]	Input	PIN_AC12	3A	B3A_NO	PIN_AC12	2.5 V
 S[0]	Input	PIN_AB12	3A	B3A_NO	PIN_AB12	2.5 V

## Verilog introduction:

For the program in Verilog we will need to initialize the module with the parameters having the following inputs, first of all we will have an array of 6 elements that will represent are switches, than we will have array of two element which will store the value for our choices, that can be null, shift left, shift right, load. We will have the input for the push button. Next for the outputs we will have four array which can store seven elements, this will represent our four seven segment displays. And finally, we will have an output to store our led value.

For the logic we will initialize an array of four elements to store our load-value. We will also initialize an integer to store our count value. Within the always, we will check if the push button is pressed using a if statement, for the condition we will light up the led and increment the count by one. We will check if the count is equal to 0 with an if statement. Then with the if block we will use a case statement to check what choice has been provided. If both choices are zero than we will do nothing, if the last element is high and the other element is low than we will shift the load-value to the left and add the value in switch zero to the last element in load-value. If the case is high for the first element and low for the second element, we will shift the elements to the right and insert the value of switch 5 to the first element. For the case where both element is high than we load the value of switch 4 to 1 to the load-value. After the if block which checks if the count value is less than zero we set the values of the seven segment display according to the load-value. After the if block of which checks if the push button is pressed, we will have an else block where the led is set to low and the count is set to zero.

We will also include a function where the value which is return is an array of seven segments and the input is a character. The character will be check using a case statements where the output will be the highs and lows value to set the seven segment displayed.

Verilog program screenshot:

```
1  module rgrewallab8verilog(input [5:0] Switch,
2                               input [1:0] choice,
3                               input PushButton,
4                               output reg [6:0] hex1,
5                               output reg [6:0] hex2,
6                               output reg [6:0] hex3,
7                               output reg [6:0] hex4,
8                               output reg led);
9      reg [3:0] loadValue = 4'b0000;
10     integer count = 0;
11     always @(Switch,choice) begin
12         if(!PushButton) begin
13             led = 1;
14             count = count + 1;
15             if(count == 0) begin
16                 case(choice)
17                     2'b00: begin
18                         end
19                     2'b01: begin
20                         loadValue[3] = loadValue[2];
21                         loadValue[2] = loadValue[1];
22                         loadValue[1] = loadValue[0];
23                         loadValue[0] = Switch[0];
24                     end
25                     2'b10: begin
26                         loadValue[0] = loadValue[1];
27                         loadValue[1] = loadValue[2];
28                         loadValue[2] = loadValue[3];
29                         loadValue[3] = Switch[5];
30                     end
```

```

31         2'b11: begin
32             loadValue[0] = Switch[1];
33             loadValue[1] = Switch[2];
34             loadValue[2] = Switch[3];
35             loadValue[3] = Switch[4];
36         end
37         default: begin
38             loadValue = 4'b0000;
39         end
40     endcase
41 end
42 hex1 = displaySevenSegment(loadValue[0]);
43 hex2 = displaySevenSegment(loadValue[1]);
44 hex3 = displaySevenSegment(loadValue[2]);
45 hex4 = displaySevenSegment(loadValue[3]);
46 end
47 else begin
48     led = 0;
49     count = 0;
50 end
51 end
52 function [6:0]displaySevenSegment(input character);
53     case(character)
54         0: begin
55             displaySevenSegment = 7'b0000001;
56         end
57         1: begin
58             displaySevenSegment = 7'b1001111;
59         end
60         default: begin
61             displaySevenSegment = 7'b0000000;
62         end
63     endcase
64 endfunction
65 endmodule







































```



## Verilog compilation report:

Compilation Report - rgrewallab8verilog ✕	
Flow Summary	
<<Filter>>	
Flow Status	Successful - Thu Mar 23 16:30:44 2023
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name	rgrewallab8verilog
Top-level Entity Name	rgrewallab8verilog
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	35 / 32,070 ( < 1 % )
Total registers	0
Total pins	38 / 457 ( 8 % )
Total virtual pins	0
Total block memory bits	0 / 4,065,280 ( 0 % )
Total DSP Blocks	0 / 87 ( 0 % )
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 ( 0 % )
Total DLLs	0 / 4 ( 0 % )

## Verilog pin planner screenshot:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
 PushButton	Input	PIN_Y16	3B	B3B_N0	PIN_Y16	2.5 V
 Switch[5]	Input	PIN_AD12	3A	B3A_N0	PIN_AD12	2.5 V
 Switch[4]	Input	PIN_AD11	3A	B3A_N0	PIN_AD11	2.5 V
 Switch[3]	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V
 Switch[2]	Input	PIN_AF9	3A	B3A_N0	PIN_AF9	2.5 V
 Switch[1]	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V
 Switch[0]	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
 choice[1]	Input	PIN_AC9	3A	B3A_N0	PIN_AC9	2.5 V
 choice[0]	Input	PIN_AE11	3A	B3A_N0	PIN_AE11	2.5 V
 hex1[6]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V
 hex1[5]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V
 hex1[4]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V
 hex1[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V
 hex1[2]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V
 hex1[1]	Output	PIN_AG28	5A	B5A_N0	PIN_AG28	2.5 V
 hex1[0]	Output	PIN_AH28	5A	B5A_N0	PIN_AH28	2.5 V
 hex2[6]	Output	PIN_AJ29	5A	B5A_N0	PIN_AJ29	2.5 V
 hex2[5]	Output	PIN_AH29	5A	B5A_N0	PIN_AH29	2.5 V
 hex2[4]	Output	PIN_AH30	5A	B5A_N0	PIN_AH30	2.5 V
 hex2[3]	Output	PIN_AG30	5A	B5A_N0	PIN_AG30	2.5 V
 hex2[2]	Output	PIN_AF29	5A	B5A_N0	PIN_AF29	2.5 V
 hex2[1]	Output	PIN_AF30	5A	B5A_N0	PIN_AF30	2.5 V
 hex2[0]	Output	PIN_AD27	5A	B5A_N0	PIN_AD27	2.5 V
 hex3[6]	Output	PIN_AB23	5A	B5A_N0	PIN_AB23	2.5 V
 hex3[5]	Output	PIN_AE29	5B	B5B_N0	PIN_AE29	2.5 V
 hex3[4]	Output	PIN_AD29	5B	B5B_N0	PIN_AD29	2.5 V
 hex3[3]	Output	PIN_AC28	5B	B5B_N0	PIN_AC28	2.5 V
 hex3[2]	Output	PIN_AD30	5B	B5B_N0	PIN_AD30	2.5 V
 hex3[1]	Output	PIN_AC29	5B	B5B_N0	PIN_AC29	2.5 V
 hex3[0]	Output	PIN_AC30	5B	B5B_N0	PIN_AC30	2.5 V
 hex4[6]	Output	PIN_AD26	5A	B5A_N0	PIN_AD26	2.5 V
 hex4[5]	Output	PIN_AC27	5A	B5A_N0	PIN_AC27	2.5 V
 hex4[4]	Output	PIN_AD25	5A	B5A_N0	PIN_AD25	2.5 V
 hex4[3]	Output	PIN_AC25	5A	B5A_N0	PIN_AC25	2.5 V
 hex4[2]	Output	PIN_AB28	5B	B5B_N0	PIN_AB28	2.5 V
 hex4[1]	Output	PIN_AB25	5A	B5A_N0	PIN_AB25	2.5 V
 hex4[0]	Output	PIN_AB22	5A	B5A_N0	PIN_AB22	2.5 V
 led	Output	PIN_V16	4A	B4A_N0	PIN_V16	2.5 V

## Conclusion:

Thus we can conclude that by both the programming languages we will check if the push button is pressed and if the counter is less than 1 than we will use case statement and set the load-element according the requirement of the objective. We will finally set the seven segment display to the load-element to show us how the shift register works.