

# 4 bit counter

## Serge Hanssens

We will now design a 4-bit counter. The counter has a clock input “ck”, a reset signal “rst” and an enable signal “en”. It generates a 4 bit output “Q”. On the positive edge, ck, the counter counts if en=1. If reset is high, the counter will synchronously reset. (so a reset happens on the edge of the clock when rst=1).

We need to make a process that is clock-edge sensitive. If “rst”=1, Q has to go to zero. If “en”=1,  $Q=Q+1$ .

Create a testbench and synthesize the design. Look at the RTL and technology netlist.

```
`timescale 1ns / 1ps

module lab3_ex_2(ck,rst,en,Q);
    output wire [3:0] Q;
    input ck;
    input rst;
    input en;

    reg [3:0] A = 4'b0000;

    always @(posedge ck) begin
        if (rst) A=4'b0000;
        else if (en) A=A+1'b1;
    end
    assign Q = A;
endmodule
```


```
`timescale 1ns / 1ps


module lab3_ex_2_tb();
    reg rst;
    reg ck;
    reg en;
    wire [3:0] Q;

    lab3_ex_2 DUT ( .rst(rst) , .ck(ck) , .en(en) , .Q(Q));

    initial begin
        rst=1;en=0;ck=0;
        #4 rst=0;en=1;
        #21 rst=1;
        #3 rst=0;
        #50 en=0;
        #10 en=1;
        #60 en=0;
        #10 rst=1;
        #10 $finish;
    end

    always
        #3 ck = ~ ck;
endmodule
```





## N lab3\_ex\_2


### < Nets (19)

- > p\_0\_in (4)
- > Q (4)
- > Q\_OBUF (4)
  - └ ck
  - └ ck\_IBUF
  - └ ck\_IBUF\_BUFG
  - └ en
  - └ en\_IBUF
  - └ rst
  - └ rst\_IBUF

### < Leaf Cells (16)

- A[0]\_i\_1 (LUT1)
- A[1]\_i\_1 (LUT2)
- A[2]\_i\_1 (LUT3)
- A[3]\_i\_1 (LUT4)
- A\_reg[0] (FDRE)
- A\_reg[1] (FDRE)
- A\_reg[2] (FDRE)
- A\_reg[3] (FDRE)
- ck\_IBUF\_BUFG\_inst (BUFG)
- ck\_IBUF\_inst (IBUF)
- en\_IBUF\_inst (IBUF)
- Q\_OBUF[0]\_inst (OBUF)
- Q\_OBUF[1]\_inst (OBUF)
- Q\_OBUF[2]\_inst (OBUF)
- Q\_OBUF[3]\_inst (OBUF)
- rst\_IBUF\_inst (IBUF)

## RTL Schematic & RTL Netlist:



lab3\_ex\_2

### Nets (12)

#### A0 (4)

- A0[0]
- A0[1]
- A0[2]
- A0[3]

#### Q (4)

- Q[0]
- Q[1]
- Q[2]
- Q[3]

<const1>

ck

en

rst

### Leaf Cells (6)

A0\_i (RTL\_ADD)

A\_reg[0] (RTL\_REG\_SYNC\_\_BREG\_1)

A\_reg[1] (RTL\_REG\_SYNC\_\_BREG\_1)

A\_reg[2] (RTL\_REG\_SYNC\_\_BREG\_1)

A\_reg[3] (RTL\_REG\_SYNC\_\_BREG\_1)

VCC (VCC)