```
library ieee;
 2
     use ieee.std logic 1164.all;
 3
 4
     ENTITY cpul is
 5
     PORT
 6
 7
           -- Input ports
8
                   : in std logic;
           mem clk : in std logic;
 9
10
           rst : in std logic;
           dataIn
                    : in std logic vector(31 downto 0);
11
12
           -- Output ports
                    : out std_logic_vector(31 downto 0);
13
           data0ut
14
           addr0ut
                      : out std logic vector(31 downto 0);
15
           wEn
                      : out std logic;
16
           -- Debug data.
17
           dOutA, dOutB : out std logic vector(31 downto 0);
18
           dOutC, dOutZ : out std logic;
19
           dOutIR
                         : out std logic vector(31 downto 0);
20
           dOutPC
                          : out std logic vector(31 downto 0);
21
           outT
                          : out std logic vector(2 downto 0);
22
           wen mem, en mem : out std logic
23
24
     END cpu1;
25
26
     ARCHITECTURE behavior OF cpul IS
27
28
        COMPONENT reset circuit
29
        PORT
30
31
              Reset : IN STD LOGIC;
32
              Clk : IN STD LOGIC;
33
              Enable PD : OUT STD LOGIC;
34
              Clr PC : OUT STD LOGIC
35
           );
36
        END COMPONENT;
37
38
        COMPONENT control
39
        PORT
40
           (
41
              clk, mclk: IN STD LOGIC;
42
              enable: IN STD LOGIC;
43
              statusC, statusZ: IN STD LOGIC;
44
              INST: IN STD LOGIC VECTOR (31 DOWNTO 0);
45
              A Mux, B Mux: OUT STD LOGIC;
46
              IM MUX1, REG Mux: OUT STD LOGIC;
47
              IM MUX2, DATA Mux: OUT STD LOGIC VECTOR(1 DOWNTO 0);
48
              ALU op: OUT STD LOGIC VECTOR (2 DOWNTO 0);
49
              inc_PC, ld_PC: OUT STD_LOGIC;
50
              clr IR: OUT STD LOGIC;
51
              ld IR: OUT STD LOGIC;
52
              clr_A, clr_B, clr_C, clr_Z: OUT STD_LOGIC;
53
              ld A, ld B, ld C, ld Z: OUT STD LOGIC;
54
              T: OUT STD LOGIC VECTOR(2 DOWNTO 0);
55
              wen, en: OUT STD LOGIC
56
           );
57
        end COMPONENT;
58
59
        COMPONENT datapath
60
        PORT
61
           (
62
              Clk, mClk: IN STD LOGIC; -- clock Signal
63
              --Memory Signals
64
              WEN, EN : IN STD LOGIC;
65
              -- Register Control Signals (CLR and LD).
66
              Clr A , Ld A : IN STD LOGIC;
67
              Clr_B , Ld_B : IN STD_LOGIC;
68
              Clr_C , Ld_C : IN STD_LOGIC;
```

```
Project: CPU_TEST_Sim
 69
               Clr Z , Ld Z : IN STD LOGIC;
 70
               Clr PC , Ld PC : IN STD LOGIC;
 71
               Clr IR , Ld IR : IN STD LOGIC;
 72
 73
               -- Register outputs (Some needed to feed back to control unit. Others pulled out
      for testing.
 74
               Out A: OUT STD LOGIC VECTOR (31 DOWNTO 0);
 75
               Out B : OUT STD LOGIC VECTOR (31 DOWNTO 0);
 76
               Out C : OUT STD LOGIC;
 77
               Out Z : OUT STD LOGIC;
               Out PC : OUT STD LOGIC VECTOR(31 DOWNTO 0);
 78
 79
               Out IR: OUT STD LOGIC VECTOR(31 DOWNTO 0);
 80
 81
               -- Special inputs to PC.
 82
               Inc PC : IN STD LOGIC;
 83
 84
               -- Address and Data Bus signals for debugging.
 85
               ADDR OUT : OUT STD LOGIC VECTOR (31 DOWNTO 0);
 86
               DATA IN: IN STD LOGIC VECTOR (31 DOWNTO 0);
 87
               DATA OUT: OUT STD LOGIC VECTOR (31 DOWNTO 0); --, MEM OUT, MEM IN
               MEM ADDR : OUT STD LOGIC VECTOR(7 DOWNTO 0);
 88
 89
 90
               -- Various MUX controls.
 91
               DATA MUX: IN STD LOGIC VECTOR (1 DOWNTO 0);
 92
               Reg Mux : IN STD LOGIC;
 93
               A Mux, B Mux : IN STD LOGIC;
 94
               IM MUX1 : IN STD LOGIC;
 95
               IM MUX2 : IN STD LOGIC VECTOR(1 DOWNTO 0);
 96
 97
               -- ALU Operations.
 98
               ALU OP: IN STD LOGIC VECTOR (2 DOWNTO 0)
 99
100
            );
101
         END COMPONENT;
102
      -- Internal signals-----
                  Clr A1 , Ld A1
                                                : STD LOGIC;
103
      signal
104
                     Clr_B1 , Ld_B1
      signal
                                                : STD_LOGIC;
105
      signal
                    Clr C1 , Ld C1
                                                : STD LOGIC;
106
                    Clr Z1 , Ld Z1
                                                : STD LOGIC;
      signal
107
                    Clr_PC1 , Ld_PC1,Inc_PC1 : STD_LOGIC;
      signal
                    Clr IR1 , Ld IR1 : STD LOGIC;
108
      signal
109
      signal
                    WEN1, EN1
                                            : STD LOGIC;
110
                    A Mux1,B Mux1
                                            : STD LOGIC;
      signal
                    A_Mux1,B_Mux1
IM MUX11, REG Mux1
111
      signal
                                                : STD LOGIC;
                                            : STD LOGIC,
: STD LOGIC VECTOR(1 DOWNTO 0);
112
                    IM MUX21, DATA Mux1
      signal
113
                    ALU OP1
                                             : STD LOGIC VECTOR (2 DOWNTO 0);
      signal
114
                    enable1
                                                STD LOGIC;
      signal
115
      signal
                     statusC1, statusZ1
                                                 STD LOGIC;
116
      signal
                     Out C1, Out Z1: STD LOGIC;
      signal
117
                     useless1, useless2, useless3, useless4, useless5 : STD LOGIC VECTOR (31 DOWNTO 0
      );
118
      signal
                     us7
                                           : STD LOGIC VECTOR (7 DOWNTO 0);
119
120
         Begin
121
         Dpth:datapath
122
123
         PORT MAP
124
                -- clock Signal
            (
125
               Clk=>clk,
126
               mClk=>mem clk,
127
               --Memory Signals
128
               WEN=>WEN1,
129
               EN=>EN1,
130
               -- Register Control Signals (CLR and LD).
131
               Clr A=>CLR A1,
132
               Ld A=>Ld A1,
133
               Clr B=>Clr B1 ,
134
               Ld B=>Ld B1,
```

Clr C=>Clr C1 ,

Ld C=>Ld C1,

135

136

```
137
               Clr Z=>Clr Z1 ,
138
               Ld Z=>Ld Z1,
139
               Clr PC=>Clr PC1,
140
               Ld PC=>Ld PC1,
141
               Clr IR=>Clr IR1 ,
142
               Ld IR =>Ld IR1,
143
               -- Register outputs (Some needed to feed back to control unit. Others pulled out
      for testing.
144
               Out A=>dOutA,
145
                Out B=>dOutB,
146
               Out C=>Out C1,
147
               Out Z=>Out Z1,
148
               Out PC=>dOutPC,
149
               Out IR=>dOutIR,
150
               -- Special inputs to PC.
151
               Inc PC=>Inc PC1,
152
               -- Address and Data Bus signals for debugging.
153
               ADDR OUT=>addrOut,
154
                DATA IN=>dataIn,
155
               DATA OUT=>dataOut,
156
               -- Various MUX controls.
157
               DATA MUX=>DATA MUX1,
158
               Reg Mux=>Reg Mux1,
159
               A Mux=>A Mux1,
160
               B Mux=>B Mux1,
161
               IM MUX1=>IM MUX11,
162
               IM MUX2=>IM MUX21,
163
               -- ALU Operations.
164
               ALU OP=>ALU OP1
165
            );
166
167
         C1:control
168
         PORT MAP
169
            (
170
                enable=>enable1,
171
                statusC=>Out C1,
172
               statusZ=>Out Z1,
173
               INST=>dataIn,
174
               A Mux = > A Mux1,
175
               B Mux=>B Mux1,
176
               IM MUX1=>IM MUX11,
177
               REG Mux=>REG Mux1,
178
               IM MUX2=>IM MUX21,
179
               DATA Mux=> DATA Mux1,
180
               ALU OP=>ALU OP1,
181
               INC PC=>INC PC1,
182
               LD PC=> LD PC1,
183
               CLR IR=>CLR IR1,
184
               LD IR=> LD IR1,
185
               CLR A=>CLR A1,
186
               CLR B=>CLR B1,
187
               CLR C=>CLR C1,
188
               CLR Z=>CLR Z1,
189
               LD A=>LD A1,
190
               LD B=>LD B1,
191
               LD C=>LD C1,
192
               LD Z=>LD Z1,
193
               T = > outT,
194
               wen=>WEN1,
195
                en = > EN1,
196
               clk=>clk,
197
               mclk=>mem clk
198
            );
199
200
         R1:reset circuit
201
         PORT MAP
```

```
202
203
              Reset=>rst,
204
              Clk=>clk,
205
             Enable_PD=>enable1,
206
             Clr PC=>Clr PC1
207
          );
208
           --Final assignments
209
          dOutC<=Out C1;
210
           dOutZ<=Out Z1;
211
           wen_mem<=WEN1;
212
           en mem<=EN1;
213
           wEn <='0';
214
215 END behavior;
```