

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_arith.ALL;
4  USE ieee.std_logic_signed.all;
5
6  ENTITY ALU IS
7  PORT( a, b          : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
8        op           : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
9        result        : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
10       carry         : OUT STD_LOGIC;
11       zero          : OUT STD_LOGIC);
12 END ALU;
13
14 ARCHITECTURE description OF ALU IS
15 --Internal
16
17 --AND32
18 COMPONENT and32 IS
19 PORT( Ain, Bin       : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
20       result         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
21 END COMPONENT;
22
23 --OR32
24 COMPONENT or32 IS
25 PORT( Ain, Bin       : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
26       result         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
27 END COMPONENT;
28
29 --Adder
30
31 COMPONENT adder32 IS
32 PORT( Ain, Bin       : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
33       Cin            : IN STD_LOGIC;
34       Cout           : OUT STD_LOGIC;
35       result         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
36 END COMPONENT;
37
38 --left shift
39 COMPONENT leftSH IS
40 PORT( a              : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
41       result         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
42 END COMPONENT;
43
44 --right shift
45 COMPONENT rightSH IS
46 PORT( a              : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
47       result         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
48 END COMPONENT;
49
50 --mux8 1
51 COMPONENT mux8_1 IS
52 PORT( x0, x1, x2, x3, x4, x5, x6, x7 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
53       s                               : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
54       y                               : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
55 END COMPONENT;
56
57 --mux2 1
58 COMPONENT mux2_1 IS
59 PORT( x1, x2         : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
60       s              : IN STD_LOGIC;
61       y              : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
62 END COMPONENT;
63
64 --no32
65
66 COMPONENT no32 IS
67 PORT( Xin            : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
68       Yout           : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));

```

```
121
122     END description;
```