```
LIBRARY ieee;
 2
     USE ieee.std logic 1164.all;
 3
     USE ieee.std logic arith.all;
 4
     USE ieee.std logic signed.all;
 5
 6
     ENTITY adder32 IS
7
     PORT ( Ain, Bin
                             : IN STD LOGIC VECTOR(31 DOWNTO 0);
8
            Cin
                             : IN STD LOGIC;
9
            Cout
                             : OUT STD LOGIC;
10
            result
                             : OUT STD LOGIC VECTOR(31 DOWNTO 0));
11
     END adder32;
12
13
     ARCHITECTURE descritption OF adder32 IS
14
     COMPONENT full adder IS
15
     PORT(a, b, Cin
                           : IN STD LOGIC;
16
                             : OUT STD LOGIC);
            Cout, sum
17
     END COMPONENT;
18
     signal temp
                             : STD LOGIC VECTOR(30 DOWNTO 0);
19
20
     BEGIN
21
               full adder port map(Ain(0), Bin(0), Cin, temp(0), result(0));
         p1:
22
         p2:
               full adder port map(Ain(1), Bin(1), temp(0), temp(1), result(1));
                full adder port map(Ain(2), Bin(2), temp(1), temp(2), result(2));
23
         p3:
               full adder port map(Ain(3), Bin(3), temp(2), temp(3), result(3));
24
         p4:
25
         p5:
               full_adder port map(Ain(4), Bin(4), temp(3), temp(4), result(4));
26
         p6:
                full adder port map(Ain(\frac{5}{5}), Bin(\frac{5}{5}), temp(\frac{4}{5}), temp(\frac{5}{5}), result(\frac{5}{5}));
27
         p7:
               full adder port map(Ain(6), Bin(6), temp(5), temp(6), result(6));
28
         p8:
               full_adder port map(Ain(7), Bin(7), temp(6), temp(7), result(7));
29
         p9:
                full adder port map(Ain(\frac{8}{9}), Bin(\frac{8}{9}), temp(\frac{7}{9}), temp(\frac{8}{9}), result(\frac{8}{9}));
30
         p10:
               full adder port map(Ain(9), Bin(9), temp(8), temp(9), result(9));
31
         p11:
               full adder port map(Ain(\frac{10}{10}), Bin(\frac{10}{10}), temp(\frac{9}{10}), temp(\frac{10}{10}), result(\frac{10}{10}));
32
         p12:
               full adder port map(Ain(11), Bin(11), temp(10), temp(11), result(11));
33
         p13:
               full adder port map(Ain(12), Bin(12), temp(11), temp(12), result(12));
34
         p14:
               full adder port map (Ain (13), Bin (13), temp (12), temp (13), result (13));
               full adder port map(Ain(14), Bin(14), temp(13), temp(14), result(14));
35
         p15:
               full adder port map(Ain(15), Bin(15), temp(14), temp(15), result(15));
36
         p16:
37
         p17:
               full_adder port map(Ain(16), Bin(16), temp(15), temp(16), result(16));
38
         p18:
               full adder port map(Ain(\frac{17}{17}), Bin(\frac{17}{17}), temp(\frac{16}{16}), temp(\frac{17}{17}), result(\frac{17}{17});
39
         p19:
               full adder port map(Ain(18), Bin(18), temp(17), temp(18), result(18));
40
         p20:
               full_adder port map(Ain(19), Bin(19), temp(18), temp(19), result(19));
41
               full adder port map(Ain(20), Bin(20), temp(19), temp(20), result(20));
         p21:
42
         p22:
               full adder port map(Ain(21), Bin(21), temp(20), temp(21), result(21));
43
         p23:
               full adder port map(Ain(22), Bin(22), temp(21), temp(22), result(22));
44
         p24:
               full adder port map(Ain(23), Bin(23), temp(22), temp(23), result(23));
45
         p25:
               full adder port map(Ain(24), Bin(24), temp(23), temp(24), result(24));
46
         p26:
               full adder port map(Ain(25), Bin(25), temp(24), temp(25), result(25));
47
         p27:
                full adder port map(Ain(\frac{26}{26}), Bin(\frac{26}{26}), temp(\frac{25}{25}), temp(\frac{26}{26}), result(\frac{26}{26});
               full adder port map(Ain(27), Bin(27), temp(26), temp(27), result(27));
48
         p28:
49
         p29:
               full_adder port map(Ain(28), Bin(28), temp(27), temp(28), result(28));
               full adder port map(Ain(29), Bin(29), temp(28), temp(29), result(29));
50
         p30:
51
               full adder port map(Ain(30), Bin(30), temp(29), temp(30), result(30));
         p31:
52
               full adder port map(Ain(31), Bin(31), temp(30), Cout, result(31));
         p32:
53
     END descritption;
```