```
1
     LIBRARY ieee;
 2
     USE ieee.std_logic_1164.ALL;
 3
    USE ieee.std_logic_arith.ALL;
    USE ieee.std_logic_unsigned.ALL;
 5
 6
    ENTITY reset_circuit IS
 7
     PORT
 8
       (
 9
           Reset : IN STD_LOGIC;
10
           Clk : IN STD_LOGIC;
11
           Enable PD : OUT STD LOGIC;
           Clr_PC : OUT STD_LOGIC
12
13
14
     END reset_circuit;
15
16
     ARCHITECTURE description OF reset_circuit IS
17
    signal counter: integer range 0 to 5;
    BEGIN
18
19
        process(clk, Reset)
20
        variable counter :integer:=5;
       BEGIN
21
22
           if (rising_edge(clk) and (clk='1'))
23
              then
24
              if (Reset='1')
25
                 then
26
                 counter:=0;
27
              end if;
28
              if (counter<4)</pre>
29
              then
30
                 Enable_PD<='0';</pre>
31
                 Clr_PC<='1';
32
                  counter:=counter+1;
33
              else
34
                 Enable_PD<='1';
35
                 Clr_PC<='0';
36
              end if;
37
           end if;
38
        end process;
39
     END description;
```