Course Title:	
Course Number:	
Semester/Year (e.g.F2016)	
Instructor:	
Assignment/Lab Number:	
Assignment/Lab Title:	
Submission Date:	
Due Date:	

Student FIRST Name	Student Number	Section	Signature*
			Section

Reset Form


\*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <a href="http://www.ryerson.ca/senate/current/pol60.pdf">http://www.ryerson.ca/senate/current/pol60.pdf</a>

## **PART 1: CPU Reset Circuitry**

VHDL CODE OF RESET CIRCUIT

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;
ENTITY reset_circuit IS
PORT
   (
      Reset : IN STD LOGIC;
      Clk : IN STD_LOGIC;
      Enable_PD : OUT STD_LOGIC;
      Clr_PC : OUT STD_LOGIC
END reset_circuit;
ARCHITECTURE description OF reset_circuit IS
signal counter: integer range 0 to 5;
BEGIN
   process (clk, Reset)
   variable counter :integer:=5;
   BEGIN
      if (rising_edge(clk) and (clk='1'))
         if (Reset='1')
            then
            counter:=0;
         end if;
         if (counter<4)
         then
            Enable_PD<='0';
            Clr PC<='1';
            counter:=counter+1;
         else
            Enable_PD<='1';
            Clr PC<='0';
         end if;
      end if:
   end process;
END description;
```

## SIMULATION OUTPUT OF RESET CIRCUIT



## **PART 2: The Complete CPU System**

VHDL CODE OF CPU

```
library ieee;
use ieee.std_logic_1164.all;
ENTITY cpul is
PORT
   (
        -- Input ports
      clk : in std_logic;
mem_clk : in std_logic;
      rst : in std_logic;
dataIn : in std_logic;
                 : in std_logic_vector(31 downto 0);
       -- Output ports
                 : out std_logic_vector(31 downto 0);
: out std_logic_vector(31 downto 0);
       dataOut
       addr0ut
                    : out std_logic;
       -- Debug data.
       dOutA, dOutB : out std_logic_vector(31 downto 0);
       dOutC, dOutZ : out std_logic;
                      : out std_logic_vector(31 downto 0);
: out std_logic_vector(31 downto 0);
       dOut IR
       dOutPC
       outT
                       : out std_logic_vector(2 downto 0);
       wen_mem, en_mem : out std_logic
END cpu1;
ARCHITECTURE behavior OF cpul IS
   COMPONENT reset_circuit
   PORT
          Reset : IN STD_LOGIC;
          Clk : IN STD_LOGIC;
          Enable PD : OUT STD LOGIC;
          Clr_PC : OUT STD_LOGIC
   END COMPONENT;
```

```
COMPONENT control
           clk, mclk: IN STD_LOGIC;
enable: IN STD_LOGIC;
statusC, statusZ: IN STD_LOGIC;
INST: IN STD_LOGIC VECTOR(31 DOWNTO 0);
A_Mux, B_Mux: OUT STD_LOGIC;
IM_MUX1, REG_Mux: OUT STD_LOGIC;
IM_MUX2, DATA_Mux: OUT STD_LOGIC VECTOR(1 DOWNTO 0);
ALU_op: OUT STD_LOGIC VECTOR(2 DOWNTO 0);
inc_PC, ld_PC: OUT STD_LOGIC;
clr_IR: OUT STD_LOGIC;
clr_IR: OUT STD_LOGIC;
clr_A, clr_B, clr_C, clr_Z: OUT STD_LOGIC;
           clrA, clrB, clrC, clrZ: OUT STD LOGIC;
ld A, ld B, ld C, ld Z: OUT STD LOGIC;
T: OUT STD LOGIC VECTOR(2 DOWNTO 0);
wen, en: OUT STD LOGIC
 end COMPONENT;
 COMPONENT datapath
 PORT
      (
           Clk, mClk: IN STD LOGIC; -- clock Signal
           -- Memory Signals
WEN, EN : IN STD LOGIC;
           WEN, EN: IN STD_LOGIC;

-- Register Control Signals (CLR and LD).

Clr_A , Ld_A : IN STD_LOGIC;

Clr_B , Ld_B : IN STD_LOGIC;

Clr_C , Ld_C : IN STD_LOGIC;

Clr_Z , Ld_Z : IN STD_LOGIC;

Clr_PC , Ld_PC : IN STD_LOGIC;


Clr_IR , Ld_IR : IN STD_LOGIC;
           -- Register outputs (Some needed to feed back to control unit. Others pulled out for testing.

Out A: OUT STD LOGIC VECTOR(31 DOWNTO 0);

Out_A: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
             Out_B : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
             Out_C : OUT STD_LOGIC;
             Out_Z : OUT STD_LOGIC;
             Out_PC : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
            Out_IR : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
             -- Special inputs to PC.
            Inc_PC : IN STD_LOGIC;
             -- Address and Data Bus signals for debugging.
            ADDR OUT : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
            DATA_IN : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
            DATA_OUT: OUT STD_LOGIC_VECTOR(31 DOWNTO 0); --, MEM_OUT, MEM_IN
            MEM_ADDR : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
               - Various MUX controls.
            DATA_MUX: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
            Reg Mux : IN STD LOGIC;
             A_Mux, B_Mux : IN STD_LOGIC;
             IM_MUX1 : IN STD_LOGIC;
             IM_MUX2 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
             -- ALU Operations.
            ALU_OP : IN STD_LOGIC_VECTOR (2 DOWNTO 0)
   END COMPONENT;
-- Internal signals--
signal
                     Clr_A1 , Ld_A1
                                                             : STD_LOGIC;
signal
                     Clr_B1 , Ld_B1
                                                             : STD_LOGIC;
signal
                     Clr_C1 , Ld_C1
                                                            : STD_LOGIC;
signal
                     Clr_Z1 , Ld_Z1
                                                             : STD_LOGIC;
                     Clr_PC1 , Ld_PC1, Inc_PC1 : STD_LOGIC;
signal
signal
                     Clr_IR1 , Ld_IR1 : STD_LOGIC;
signal
                     WEN1, EN1
                                                        : STD_LOGIC;
signal
                     A Mux1, B Mux1
                                                         : STD LOGIC:
```

```
C1r_PC1 , Ld_PC1, Inc_PC1 : STD_LOGIC;
C1r_IR1 , Ld_IR1 : STD_LOGIC;
WEN1, EN1 : STD_LOGIC;
MEN1, MUX1 : STD_LOGIC;
IM_MUX11, REG_MUX1 : STD_LOGIC;
IM_MUX21, DATA_MUX1 : STD_LOGIC VECTOR (1 DOWNTO 0);
ALU_OP1 : STD_LOGIC VECTOR (2 DOWNTO 0);
enable1 : STD_LOGIC;
statusC1, statusZ1 : STD_LOGIC;
signal
signal
signal
signal
signal
signal
signal
signal
                                           : STD_LOGIC;
                 statusC1.statusZ1
signal
                 Out_C1,Out_Z1: STD_LOGIC;
signal
                 useless1, useless2, useless3, useless4, useless5 : STD_LOGIC_VECTOR(31 DOWNTO 0);
signal
signal
                                       : STD_LOGIC_VECTOR (7 DOWNTO 0);
   Begin
   Dpth:datapath
   PORT MAP
           -- clock Signal
          Clk=>clk,
          mClk=>mem_clk,
          --Memory Signals
          WEN=>WEN1.
          EN=>EN1,
          -- Register Control Signals (CLR and LD).
          Clr_A=>CLR_A1,
          Ld_A=>Ld_A1,
          Clr B=>Clr B1 .
          Ld B=>Ld B1.
          Clr_C=>Clr_C1 ,
          Ld_C=>Ld_C1,
          Clr_Z=>Clr_Z1 ,
          Ld Z=>Ld Z1,
          Clr_PC=>Clr_PC1,
          Ld_PC=>Ld_PC1,
          Clr_IR=>Clr_IR1
          Ld_IR =>Ld_IR1,
          -- Register outputs (Some needed to feed back to control unit. Others pulled out for testing.
           -- Register outputs (Some needed to feed back to control unit. Others pulled out for testing.
           Out A=>dOutA,
           Out_B=>dOutB,
           Out_C=>Out_C1,
           Out_Z=>Out_Z1,
           Out PC=>dOutPC.
           Out_IR=>dOutIR,
            -- Special inputs to PC.
           Inc_PC=>Inc_PC1,
            -- Address and Data Bus signals for debugging.
           ADDR_OUT=>addrOut,
            DATA_IN=>dataIn,
           DATA OUT=>dataOut,
             - Various MUX controls.
           DATA MUX=>DATA MUX1,
           Reg_Mux=>Reg_Mux1,
           A_Mux=>A_Mux1,
           B_Mux=>B_Mux1,
           IM MUX1=>IM MUX11,
           IM_MUX2=>IM_MUX21,
              - ALU Operations.
           ALU_OP=>ALU_OP1
    C1:control
   PORT MAP
       (
           enable=>enable1,
           statusC=>Out_C1,
           statusZ=>Out_Z1,
           INST=>dataIn,
           A_Mux=>A_Mux1,
           B_Mux=>B_Mux1,
           IM MUX1=>IM MUX11,
           REG_Mux=>REG_Mux1,
           IM_MUX2=>IM_MUX21,
           DATA Mux=> DATA Mux1,
```


```
DATA_Mux=> DATA_Mux1,
          ALU_OP=>ALU_OP1,
          INC_PC=>INC_PC1,
          LD_PC=> LD_PC1,
          CLR_IR=>CLR_IR1,
LD_IR=> LD_IR1,
          CLR_A=>CLR_A1,
          CLR_B=>CLR_B1,
          CLR_C=>CLR_C1,
          CLR_Z=>CLR_Z1,
          LD_A=>LD_A1,
          LD_B=>LD_B1,
          LD_C=>LD_C1,
          LD_Z=>LD_Z1,
          T=>outT,
          wen=>WEN1,
          en=>EN1,
          clk=>clk,
          mclk=>mem_clk
   R1:reset_circuit
   PORT MAP
      (
          Reset=>rst,
         Clk=>clk,
Enable_PD=>enable1,
Clr_PC=>Clr_PC1
      );
       --Final assignments
       dOutC<=Out_C1;
       dOutZ<=Out_Z1;
       wen_mem<=WEN1;
      en_mem<=EN1;
wEn <='0';
END behavior;
```



Applications Places system  Simulation Waveform Editor - /home/stud	ices System	home/student1/a2v	ent1/a2vimala/coe608/Lab6/bart2/		T Sim - CPU TEST	Sim - Tsimulation	PU TEST Sim - CPU TEST Sim - [simulation/asim/CPU TEST Sim.sim.vwf (Read-Onlv)]	n.sim.vwf (Read-0	Onlv)]			<u></u>	Thu Apr 4, 12:58 Pr
File Edit View	Simulation Help	6								ı	ı	Searc	Search altera.com
6) ××	型 型 型 4	器区区区区	TE 25	90									
Master Time Bar: 0 ps	50			Pointer: 1.17 us		Interval: 1.17 us	1.17 us		Start:		End:		
Name /alue at 0 ps	e at 0 ps	160,0 ns	320,0 ns	480,0 ns	640,0 ns	800.0 ns	960.0 ns	1.12 us	1.28 us	1.44 us	1.6 us	1.76 us	1.92 us
cpuClk		F			- L						5		
# mem H 0	3 3 3 3 3 3 8	00				_ 2	00 X			2 2	X 50 X		)     
en_m					C								F
<b>◎</b> • mem H XX	<b>X</b>	00000000	X 36	10000003 200	20000000 × 30000000	000 × 90000001	001 X A0000001	Ħ	40000003 (0000) 30000000	100000000	X A0000001	00000003	0000
: H XX:		o)( xxxxxxxxx	10000003 10300	10000003 10 00 21	300000 00000000000000000000000000000000	0006 (000) 00000	** COCOCOCO ** TOCOCOCO ** TOCOCOCOCO ** TOCOCOCOCO ** TOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOC	11 (10) 4000000	3 (0300)(33000000)	(100000006)	(0000   A000001	00000003	(0300)
S ⊕ outA H XX	<u>,</u>	00000000	*	90	00000003	00000000		00010000	0000 00030000	000000000	0	90000001	0000000
₩ E- outB H XX	ا پي	00000000	000	><	00000003	0003	XX 00000000 X	)0 (OC		000	00000000		
S outc HX													
₩ E outIR H XX	<u></u>	00000000	\$ 00000003	3 \ 10000003	X 20000000	30000000	10000006	A0000001	40000003	30000000 \$	) T0000000	A0000001	00000003
₩ e outPC H XX		00000000	000	00000000 X 00000000	0002 \ 00000003	3 🗶 00000004	000000005	90000000	(0000) (0000003	00000004	00000000	00000000	000000
₩ - outZ H X													
rst H1													
XH oJul 🖽 🌼	Ų	1	X 2 X 4 X	1 X 2 X 4 X 1	1 1 2 1 4 1 1 1	(2 % 4 % 1 %	(2	2 % 4 % 1 % 2	X 4 X 1 X 2	X 4 X 1 X 2 X	4 % 1 %		X 2 X 4 XB
₩En H 0													
₩ H X	××												
=	•						11						•
													100% 00:01:2
Quartus II 64-Bit - /ho	- /ho 🔊 a2vimala	imala	@ coe608	Lab6	90	CPU_Specificat	CPU_Specification.pdf CPU MIF & Timing.pdf		🚱 Simulation Waveform   🚱 Simulation Waveform E	orm 🚱 Simulat	ion Waveform E		3

\_\_\_ o \_\_\_

5 7 6



9 111

Elle Edit View Simulation Help	The state of the s				Andrews College Colleg			
z⊪ - □	Help 🕏							9
	海螺河河河河	186° 187° 187° 187° 187° 187° 187° 187° 187						
Master Time Bar: 13.05 ns		◆ Pointer: 660.6 ns	NS	Interval: [647.55 ns	Start:	End:		
Name Value at 0	0 ps 160,0 ns 13.05 ns	320,0 ns 480,0 ns	640,0 ns	su 0'096 su 0'008	1.12 us 1.28 us	1,44 us 1.6 us	1.76 us	1.92 us
	1							
		3						
⊕ addr H 00	90	10	02 > 03	04 05	00	60	8	[6]
000	7800000	7,4000000	7000000 X 70000003	7E000001 7F000001	1 × 77000000 ×	00000000	78000000	(0000)
-	XXXXXXXX	*78000000*00000*7A0000000	( ) TC00000 (0000 X ) D00000 (	οσοοχ 7Αοσοσσο χία 🐧 72οσοσσο χοσοοχ 72οσοσσο χία ΕΕΚ 7Εοσοσσο 1 ΧΚΕΡΚ 7Εοσοσσο 1 ΚΕΡΕΚ 77Οσοσσο 1 ΚΑ	301 KFFF 77000000 10	0000000	78000000	X0000)X
₩ © outA H 00000		00000000		K FFFFFFF X	7EFFFFF	0000	00000000	
© ⊕ outB H 00000				00000000				
	00000000	X 78000000 X 7A	7,0000000 % 7,0000000 %	7D000003 X 7E000001 X	7F000001 ¥ 77000000 ¥	00000000		78000000
Н 00000		1000	002 \ 00000003	00000004	90000000	X 600000000 X 800000000 )	00000000	(000000)
- outZ H 0			ė.					
						L		
S ⊕ T_Info H1	-	X 2 X 4 X 1 X 2 X	4 % 1 % 2 % 4 % 1 % 2	X 4 X 1 X 2 X 4 X 1 X	2 % 4 % 1 % 2 % 4 % 1 % 2 )	(4 × 1 × 2 × 4 × 1 ×		2 × 4 %
wEn HO								
wen H 0								
								1
								00:00:00 %0
us II 64-Bit - /ho	🔇 Quartus II 64-Bit - /ho 🌀 CPU_Specification.pdf 🧻 coe608		Tabé labé	[CPU MIF & Timing.pdf] 📓 Desktop		🔇 Simulation Waveform 🚱 Simulation Waveform E		3