```
LIBRARY ieee;
 2
     USE ieee.std logic 1164.ALL;
 3
     USE ieee.std logic arith.ALL;
 4
     USE ieee.std_logic_unsigned.ALL;
 5
 6
     ENTITY reset circuit IS
 7
     PORT
 8
           Reset : IN STD LOGIC;
 9
10
           Clk: IN STD LOGIC;
11
           Enable PD : OUT STD LOGIC;
12
           Clr PC : OUT STD LOGIC
13
        );
14
     END reset circuit;
15
16
     ARCHITECTURE description OF reset_circuit IS
17
     signal counter: integer range 0 to 5;
18
     BEGIN
19
        process(clk, Reset)
20
        variable counter :integer:=5;
21
        BEGIN
22
           if (rising_edge(clk) and (clk='1'))
23
               then
24
               if (Reset='1')
25
                  then
26
                  counter:=0;
27
               end if;
28
               if (counter<4)</pre>
29
               then
30
                  Enable PD<='0';</pre>
31
                  Clr PC<='1';
32
                  counter:=counter+1;
               else
33
34
                  Enable_PD<='1';</pre>
35
                  Clr PC<='0';
36
               end if;
37
           end if;
38
        end process;
39
     END description;
```

Project: reset_circuit