```
USE ieee.std logic 1164.all;
 3
    USE ieee.std logic arith.ALL;
 4
    USE ieee.std_logic_signed.all;
 5
 6
    ENTITY ALU IS
7
   PORT (a, b
                     : IN STD LOGIC VECTOR(31 DOWNTO 0);
8
                     : IN STD LOGIC VECTOR (2 DOWNTO 0);
           go
9
                      : INOUT STD LOGIC VECTOR(31 DOWNTO 0);
           result
          carry
10
                     : OUT STD LOGIC;
11
                      : OUT STD LOGIC);
           zero
12
    END ALU;
13
14
    ARCHITECTURE description OF ALU IS
15
    --Internal
16
17
    --AND32
18
   COMPONENT and 32 IS
   PORT( Ain, Bin : IN STD_LOGIC_VECTOR(31 DOWNTO 0); result : OUT STD LOGIC VECTOR(31 DOWNTO 0));
19
          result
20
21
    END COMPONENT;
22
23
    --OR32
24
    COMPONENT or32 IS
                       : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
25
    PORT ( Ain, Bin
                        : OUT STD LOGIC VECTOR(31 DOWNTO 0));
26
          result
27
    END COMPONENT;
28
29
    --Adder
30
31
    COMPONENT adder32 IS
32
    PORT ( Ain, Bin : IN STD LOGIC VECTOR(31 DOWNTO 0);
33
           Cin
                        : IN STD LOGIC;
34
           Cout
                        : OUT STD LOGIC;
          result
35
                        : OUT STD LOGIC VECTOR(31 DOWNTO 0));
36
    END COMPONENT;
37
38
    --left shift
39
    COMPONENT leftSH IS
   PORT( a : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
40
                    : OUT STD LOGIC VECTOR(31 DOWNTO 0));
41
          result
42
   END COMPONENT;
43
44
    --right shift
45
    COMPONENT rightSH IS
46
               : IN STD LOGIC VECTOR(31 DOWNTO 0);
     result
47
                   : OUT STD LOGIC VECTOR(31 DOWNTO 0));
48
    END COMPONENT;
49
50
    --mux8 1
51
    COMPONENT mux8 1 IS
    PORT( x0, x1, x2, x3, x4, x5, x6, x7 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
52
                                   : IN STD LOGIC VECTOR(2 DOWNTO 0);
53
54
                                          : OUT STD LOGIC VECTOR(31 DOWNTO 0));
           У
55
    END COMPONENT;
56
57
     --mux2 1
58
     COMPONENT mux2 1 IS
     PORT( x1, x2 : IN STD LOGIC VECTOR(31 DOWNTO 0);
59
60
          S
                      : IN STD LOGIC;
61
                      : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
           У
62
    END COMPONENT;
63
64
    --no32
65
    COMPONENT no32 IS
66
67
                     : IN STD LOGIC VECTOR(31 DOWNTO 0);
                      : OUT STD LOGIC VECTOR(31 DOWNTO 0));
           Yout.
```

```
69
      END COMPONENT;
 70
      --Internal wires
                   : STD LOGIC VECTOR(31 DOWNTO 0);
 71
     SIGNAL andR
     SIGNAL orR
 72
                      : STD_LOGIC_VECTOR(31 DOWNTO 0);
 73
     SIGNAL addR
                      : STD LOGIC VECTOR(31 DOWNTO 0);
 74
                      : STD LOGIC VECTOR(31 DOWNTO 0);
     SIGNAL leftR
 75
     SIGNAL rightR
                       : STD LOGIC VECTOR(31 DOWNTO 0);
 76
     SIGNAL negR
                       : STD LOGIC VECTOR(31 DOWNTO 0);
 77
     SIGNAL notb
                       : STD LOGIC VECTOR(31 DOWNTO 0);
 78
 79
     BEGIN
 80
      --connect mux8 1
 81
     mux1: mux8 1 PORT MAP(x0 => andR,
 82
                           x1 => orR,
 83
                           x2 => addR,
 84
                           85
                           x4 \Rightarrow leftR,
 86
                           x5 =  rightR,
 87
                           x6 => addR,
                           88
 89
                           s => op,
 90
                           y => result);
 91
 92
      --connect adder32
 93
     adder1: adder32 PORT MAP ( Ain
                                      => a,
 94
                               Bin
                                      => negR,
 95
                               Cin
                                      => op(2),
 96
                               Cout
                                      => carry,
 97
                               result => addR);
 98
      --connect and32
 99
     and1: and32 PORT MAP (a, b, andR);
100
101
      --connect or32
     or1: or32 PORT MAP(a, b, orR);
102
103
104
      --connect leftSH
105
     leftSH1: leftSH PORT MAP(a, leftR);
106
107
      --connect rightSH
108
     rightSH1: rightSH PORT MAP(a, rightR);
109
110
     --connect negative decider mux2 1
111
     negMux: mux2 1 PORT MAP(x1 => b,
112
                              x2 => notb,
113
                                  => op(2),
114
                                  => negR);
                              У
115
116
      --connect not gate
117
     notber: no32 PORT MAP(b, notb);
118
119
      --zero flag
120
      zero <= NOT(result(0) OR result(1) OR result(2) OR result(3) OR result(4) OR result(5) OR</pre>
      result(6) OR result(7) OR result(8) OR result(9) OR result(10) OR result(11) OR result(12)
      OR result(13) OR result(14) OR result(15) OR result(16) OR result(17) OR result(18) OR
      result(19) OR result(20) OR result(21) OR result(22) OR result(23) OR result(24) OR result(
      25) OR result(26) OR result(27) OR result(28) OR result(29) OR result(30) OR result(31));
121
```

122

END description;

Page 2 of 2 Revision: lab3