NCV4264-2

Linear Regulator, Low Dropout, Low Io

The NCV4264-2 is functionally and pin for pin compatible with NCV4264 with a lower quiescent current consumption. Its output stage supplies 100 mA with ±2.0% output voltage accuracy.

Maximum dropout voltage is 500 mV at 100 mA load current.

It is internally protected against 45 V input transients, input supply reversal, output overcurrent faults, and excess die temperature. No external components are required to enable these features.


Features

- 3.3 V and 5.0 V Fixed Output
- ±2.0% Output Accuracy, Over Full Temperature Range
- 60 μA Maximum Quiescent Current at I_{OUT} = 100 μA
- 500 mV Maximum Dropout Voltage at 100 mA Load Current
- Wide Input Voltage Operating Range of 4.5 V to 45 V
- Internal Fault Protection
 - ♦ -42 V Reverse Voltage
 - ◆ Short Circuit/Overcurrent
 - Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This is a Pb-Free Device



ON Semiconductor®

www.onsemi.com





Α

SOIC-8 Fused **CASE 751**



= 5 (5.0 V Version) Х 3 (3.3 V Version) = Assembly Location

= Wafer Lot ı = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS

| (SOT-2 | 223) | (SOIC- | (SOIC-8 Fused) | | |
|--------|-----------|--------|----------------|--|--|
| PIN | FUNCTION | PIN | FUNCTION | | |
| 1 | V_{IN} | 1 | NC | | |
| 2,TAB | GND | 2, | V_{IN} | | |
| 3 | V_{OUT} | 3 | GND | | |
| | | 4. | V_{OUT} | | |
| | | 5–8. | NC | | |

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 1. Block Diagram

PIN FUNCTION DESCRIPTION

| Pin No | Ī | | |
|---------|--------|------------------|--|
| SOT-223 | SOIC-8 | Symbol | Function |
| 1 | 2 | V _{IN} | Unregulated input voltage; 4.5 V to 45 V. |
| 2 | 3 | GND | Ground; substrate. |
| 3 | 4 | V _{OUT} | Regulated output voltage; collector of the internal PNP pass transistor. |
| TAB | - | GND | Ground; substrate and best thermal connection to the die. |
| - | 1, 5–8 | NC | No Connection. |

OPERATING RANGE

| Rating | Symbol | Min | Max | Unit |
|---|-----------------|-----|------|------|
| V _{IN} , DC Input Operating Voltage (Note 3) | V _{IN} | 4.5 | +45 | V |
| Junction Temperature Operating Range | TJ | -40 | +150 | °C |

MAXIMUM RATINGS

| Rating | Symbol | Min | Max | Unit |
|--|---------------------|------|--------|------|
| V _{IN} , DC Input Voltage | V _{IN} | -42 | +45 | ٧ |
| V _{OUT} , DC Voltage | V _{OUT} | -0.3 | +18 | V |
| Storage Temperature | T _{stg} | -55 | +150 | °C |
| Moisture Sensitivity Level SOT223 SOIC-8 Fused | MSL | 3 | 3 1 | = |
| ESD Capability, Human Body Model (Note 1) | V _{ESDHB} | 4000 | - | V |
| ESD Capability, Machine Model (Note 1) | V _{ESDMIM} | 200 | - | V |
| Lead Temperature Soldering Reflow (SMD Styles Only), Lead Free (Note 2) | T _{sld} | _ | 265 pk | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- This device series incorporates ESD protection and is tested by the following methods:
 ESD HBM tested per AEC-Q100-002 (EIA/JESD22-A 114C)

 - ESD MM tested per AEC-Q100-003 (EIA/JESD22-A 115C)
- 2. Lead Free, 60 sec 150 sec above 217°C, 40 sec max at peak.
- 3. See specific conditions for DC operating input voltage lower than 4.5 V in the ELECTRICAL CHRACTERISTICS table at page 3

THERMAL RESISTANCE

| Paramet | er | Symbol | Min | Max | Unit |
|---------------------|-------------------------|----------------|-----|--------------------|------|
| Junction-to-Ambient | SOT-223 SOIC-8 Fused | $R_{	hetaJA}$ | - | 99 (Note 4) 145 | °C/W |
| Junction-to-Case | SOT-223 SOIC-8 Fused | $R_{	heta JC}$ | - | 17 - | |

ELECTRICAL CHARACTERISTICS (V_{IN} = 13.5 V, T_J = -40°C to +150°C, unless otherwise noted.)

| Characteristic | Symbol | Test Conditions | Min | Тур | Max | Unit |
|--|--|---|-------------|----------------|----------------|---------|
| Output Voltage 5.0 V Version | V _{OUT} | $5.0 \text{ mA} \le I_{OUT} \le 100 \text{ mA (Note 5)}$ $6.0 \text{ V} \le V_{IN} \le 28 \text{ V}$ | 4.900 | 5.000 | 5.100 | V |
| Output Voltage 3.3 V Version | V _{OUT} | $5.0 \text{ mA} \le I_{OUT} \le 100 \text{ mA (Note 5)}$ $4.5 \text{ V} \le V_{IN} \le 28 \text{ V}$ | 3.234 | 3.300 | 3.366 | V |
| Output Voltage 3.3 V Version | V _{OUT} | I _{OUT} = 5 mA, V _{IN} = 4 V (Note 7) | 3.234 | 3.300 | 3.366 | V |
| Line Regulation 5.0 V Version | ΔV_{OUT} vs. V_{IN} | $I_{OUT} = 5.0 \text{ mA}$ $6.0 \text{ V} \le V_{IN} \le 28 \text{ V}$ | -30 | 5.0 | +30 | mV |
| Line Regulation 3.3 V Version | ΔV _{OUT} vs. V _{IN} | $I_{OUT} = 5.0 \text{ mA}$ $4.5 \text{ V} \le V_{IN} \le 28 \text{ V}$ | -30 | 5.0 | +30 | mV |
| Load Regulation | ΔV _{OUT} vs. I _{OUT} | 1.0 mA ≤ I _{OUT} ≤ 100 mA (Note 5) | -40 | 5.0 | +40 | mV |
| Dropout Voltage - 5.0 V Version | V _{IN} -V _{OUT} | I _{OUT} = 100 mA (Notes 5 & 6) | _ | 270 | 500 | mV |
| Dropout Voltage - 3.3 V Version | V _{IN} -V _{OUT} | I _{OUT} = 100 mA (Notes 5 & 8) | _ | - | 1.266 | V |
| Quiescent Current | Iq | $I_{OUT} = 100 \mu A$ $T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_{J} = -40^{\circ}C \text{ to } 150^{\circ}C$ | - - - | 33 33 33 | 55 60 70 | μΑ |
| Active Ground Current | I _{G(ON)} | I _{OUT} = 50 mA (Note 5) | - | 1.5 | 4.0 | mA |
| Power Supply Rejection | PSRR | V _{RIPPLE} = 0.5 V _{P-P} , F = 100 Hz | _ | 67 | - | dB |
| Output Capacitor for Stability 5.0 V Version | C _{OUT} ESR | I _{OUT} = 0.1 mA to 100 mA (Notes 5 & 7) | 10 - | - - | - 9.0 | μF Ω |
| Output Capacitor for Stability 3.3 V Version | C _{OUT} ESR | I _{OUT} = 0.1 mA to 100 mA (Notes 5 & 7) | 22 - | - - | - 16 | μF Ω |

PROTECTION

| Current Limit | I _{OUT(LIM)} | V _{OUT} = 4.5 V (5.0 V Version) (Note 5) V _{OUT} = 3.0 V (3.3 V Version) (Note 5) | 150 150 | - | 500 500 | mA |
|-----------------------------|-----------------------|--|------------|---|------------|----|
| Short Circuit Current Limit | I _{OUT(SC)} | V _{OUT} = 0 V (Note 5) | 40 | _ | 500 | mA |
| Thermal Shutdown Threshold | T _{TSD} | (Note 7) | 150 | - | 200 | °C |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 4. 1 oz., 100 mm² copper area.
- 5. Use pulse loading to limit power dissipation.
- 6. Dropout voltage = $(V_{IN} \dot{V}_{OUT})$, measured when the output voltage has dropped 100 mV relative to the nominal value obtained with $V_{IN} = 13.5 \text{ V}$.
- 7. Not tested in production. Limits are guaranteed by design.
- 8. $V_{DO} = V_{IN} \dot{V}_{OUT}$. For output voltage set to < 4.5 V, V_{DO} will be constrained by the minimum input voltage.




Figure 2. Applications Circuit

TYPICAL CHARACTERISTIC CURVES - 5 V Version




Figure 3. ESR Stability vs. Output Current (5 V Version)




Figure 4. Quiescent Current vs. Output Current (5 V Version)

Figure 5. Quiescent Current vs. Output Current (Light Load) (5 V Version)





Figure 6. Dropout Voltage vs. Output Current (5 V Version)

Figure 7. Output Voltage vs. Temperature (5 V Version)

150

TYPICAL CHARACTERISTIC CURVES - 5 V Version






Figure 8. Output Current vs. Input Voltage (5 V Version)

Figure 9. Output Voltage vs. Input Voltage (5 V Version)





Figure 10. Quiescent Current vs. Input Voltage (5 V Version)


TYPICAL CHARACTERISTIC CURVES - 3.3 V Version



3.6 3.3 3.0 OUTPUT VOLTAGE (V) 2.7 2.4 2.1 1.8 1.5 1.2 0.9 0.6 $I_{out} = 5 \text{ mA}$ 0.3 20 25 0 5 10 15 30 35 40 45 INPUT VOLTAGE (V)

Current (3.3 V Version)

Figure 12. Output Voltage vs. Input Voltage (3.3 V Version)







Figure 13. Quiescent Current vs. Input Voltage (3.3 V Version)

Figure 14. Output Voltage vs. Temperature (3.3 V Version)






Figure 15. Quiescent Current vs. Temperature (3.3 V Version)

Figure 16. Output Current vs. Input Voltage (3.3 V Version)

NCV4264-2

TYPICAL CHARACTERISTIC CURVES - 3.3 V Version




Figure 17. ESR Stability vs. Output Current (3.3 V Version)

Circuit Description

The NCV4264–2 is functionally and pin for pin compatible with NCV4264 with a lower quiescent current consumption. Its output stage supplies 100 mA with $\pm 2.0\%$ output voltage accuracy.

Maximum dropout voltage is 500 mV at 100 mA load current. It is internally protected against 45 V input transients, input supply reversal, output overcurrent faults, and excess die temperature. No external components are required to enable these features.

Regulator

The error amplifier compares the reference voltage to a sample of the output voltage (V_{OUT}) and drives the base of a PNP series pass transistor by a buffer. The reference is a bandgap design to give it a temperature–stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized.

Regulator Stability Considerations

The input capacitor C_{I1} in Figure 2 is necessary for compensating input line reactance. Possible oscillations caused by input inductance and input capacitance can be damped by using a resistor of approximately 1 Ω in series with C₁₂. The output or compensation capacitor, C_{OUT} helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. Tantalum, aluminum electrolytic, film, or ceramic capacitors are all acceptable solutions, however, attention must be paid to ESR constraints. The capacitor manufacturer's data sheet usually provides this information. The value for the output capacitor COUT shown in Figure 2 should work for most applications; however, it is not necessarily the optimized solution. Stability is guaranteed at values of $C_0 \ge 10 \,\mu\text{F}$, with an ESR \leq 9 Ω for the 5.0 V Version, and $C_O \geq$ 22 μ F with an ESR \leq 16 Ω for the 3.3 V Version within the operating temperature range. Actual limits are shown in a graph in the Typical Performance Characteristics section.

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 2) is:

$$P_{D(max)} = (eq. 1)$$

$$[VIN(max) - VOUT(min)] * IOUT(max) + VIN(max) * Iq$$

Where:

 $V_{IN(max)}$ is the maximum input voltage,

V_{OUT(min)} is the minimum output voltage,

 $I_{OUT(max)}$ is the maximum output current for the application, and I_q is the quiescent current the regulator consumes at $I_{OUT(max)}$. Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$P_{\theta JA} = \frac{(150^{\circ}C - T_{A})}{P_{D}}$$
 (eq. 2)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in Equation 2 will keep the die temperature below 150°C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required. The current flow and voltages are shown in the Measurement Circuit Diagram.

Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air. Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\rm BIA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
 (eq. 3)

Where:

 $R_{\theta JC}$ = the junction-to-case thermal resistance,

 $R_{\theta CS}$ = the case-to-heat sink thermal resistance, and

 $R_{\theta SA}$ = the heat sink-to-ambient thermal resistance.

 $R_{\theta JA}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heat sink and the interface between them. These values appear in data sheets of heat sink manufacturers. Thermal, mounting, and heat sinking are discussed in the ON Semiconductor application note AN1040/D, available on the ON Semiconductor Website.

NCV4264-2




Figure 18. θJA vs. Copper Spreader Area




Figure 19. R(t) vs. Pulse Time

ORDERING INFORMATION

| Device* | Package | Shipping† |
|------------------|---------------------------|--------------------|
| NCV4264-2ST50T3G | SOT-223 (Pb-Free) | 4000 / Tape & Reel |
| NCV4264-2ST33T3G | SOT-223 (Pb-Free) | 4000 / Tape & Reel |
| NCV4264-2D33R2G | SOIC-8 Fused (Pb-Free) | 2500 / Tape & Reel |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


^{*}NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



SOT-223 (TO-261) CASE 318E-04 ISSUE R


DATE 02 OCT 2018





DETAIL A

A1




SEE DETAIL A

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

| | MILLIMETERS | | | |
|-----|-------------|----------|------|--|
| DIM | MIN. | N□M. | MAX. | |
| Α | 1.50 | 1.63 | 1.75 | |
| A1 | 0.02 | 0.06 | 0.10 | |
| b | 0.60 | 0.75 | 0.89 | |
| b1 | 2.90 | 3.06 | 3.20 | |
| c | 0.24 | 0.29 | 0.35 | |
| D | 6.30 | 6.50 | 6.70 | |
| E | 3.30 | 3.50 | 3.70 | |
| е | | 2.30 BSC | ; | |
| L | 0.20 | | | |
| L1 | 1.50 | 1.75 | 2.00 | |
| He | 6.70 | 7.00 | 7.30 | |
| θ | 0* | | 10° | |



RECOMMENDED MOUNTING FOOTPRINT

| DOCUMENT NUMBER: | 98ASB42680B | Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|------------------|---|-------------|
| DESCRIPTION: | SOT-223 (TO-261) | | PAGE 1 OF 2 |


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

| STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR | STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE | STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN | STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN | STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE |
|---|--|--|--|--|
| STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT | STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE | STYLE 8: CANCELLED | STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND | STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE |
| STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2 | STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT | STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR | | |

GENERIC MARKING DIAGRAM*



A = Assembly Location

Y = Year W = Work Week

XXXXX = Specific Device Code

= Pb-Free Package

(Note: Microdot may be in either location)
*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "•", may
or may not be present. Some products may
not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42680B | Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|------------------|---|-------------|
| DESCRIPTION: | SOT-223 (TO-261) | | PAGE 2 OF 2 |

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



SOIC-8 NB CASE 751-07 **ISSUE AK**

DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.80 | 5.00 | 0.189 | 0.197 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| Н | 0.10 | 0.25 | 0.004 | 0.010 |
| 7 | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww

= Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|---|-------------|--|
| DESCRIPTION: | SOIC-8 NB | | PAGE 1 OF 2 | |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

| STYLE 4: PIN 1. ANODE 1 2. ANODE 2 3. ANODE 2 4. ANODE 5. ANODE #2 6. ANODE #2 7. ANODE #1 8. COMMON CATHODE |
|---|
| STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 STAGE Vd 7. EMITTER, #1 AGE Vd 8. COLLECTOR, #1 |
| STYLE 12: 1 PIN 1. SOURCE 2 SOURCE 2 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN |
| STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COMMON 6. COLLECTOR, DIE #2 6. COMMON 7. COLLECTOR, DIE #1 6. COMMON 8. COLLECTOR, DIE #1 |
| STYLE 20: 1 PIN 1. SOURCE (N) 2. GATE (N) 2 3. SOURCE (P) 4. GATE (P) 5. DRAIN 2 6. DRAIN 7. DRAIN 1 8. DRAIN |
| STYLE 24: |
| STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND E 5. V_MON E 6. VBULK E 7. VBULK 8. VIN |
| |
| |

| DOCUMENT NUMBER: | 98ASB42564B | Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 2 OF 2 |

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative