

### FEATURES

*isoPower* integrated, isolated dc-to-dc converter

**Regulated 3.135 V to 5.25 V output**

**Up to 150 mW output power**

Dual dc-to-100 Mbps (NRZ) signal isolation channels

Soft start power supply

20-lead SSOP package with 5.3 mm creepage

**Supports SPI up to 15 MHz**

High temperature operation: 105°C

High common-mode transient immunity: >25 kV/μs

Safety and regulatory approvals

UL recognition

2500 V rms for 1 minute per UL 1577

CSA Component Acceptance Notice 5A

VDE certificate of conformity

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

V<sub>IORM</sub> = 560 V peak

### APPLICATIONS

RS-232 transceivers

Power supply start-up bias and gate drives

Isolated sensor interfaces

Industrial PLCs

### GENERAL DESCRIPTION

The ADuM5210/ADuM5211/ADuM5212<sup>1</sup> are dual-channel digital isolators with *isoPower*®, an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *iCoupler*® technology, the dc-to-dc converter provides regulated, isolated power that is adjustable between 3.135 V and 5.25 V. Input supply voltages can range from slightly below the required output to significantly higher. Popular voltage combinations and their associated power levels are shown in Table 2.

The ADuM5210/ADuM5211/ADuM5212 eliminate the need for a separate, isolated dc-to-dc converter in low power, isolated designs. The *iCoupler* chip-scale transformer technology is used for isolated logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

*isoPower* uses high frequency switching elements to transfer power through its transformer. **Take special care during printed circuit board (PCB) layout to meet emissions standards. See the AN-0971 Application Note for board layout recommendations.**

### FUNCTIONAL BLOCK DIAGRAM




Figure 1. ADuM5210/ADuM5211/ADuM5212

Table 1. Data Input/Output (I/O) Port Assignments

Channel	Pin	ADuM5210	ADuM5211	ADuM5212
V <sub>IA</sub> /V <sub>OA</sub>	3	V <sub>IA</sub>	V <sub>OA</sub>	V <sub>OA</sub>
V <sub>IB</sub> /V <sub>OB</sub>	4	V <sub>IB</sub>	V <sub>IB</sub>	V <sub>OB</sub>
V <sub>OA</sub> /V <sub>IA</sub>	18	V <sub>OA</sub>	V <sub>IA</sub>	V <sub>IA</sub>
V <sub>OB</sub> /V <sub>IB</sub>	17	V <sub>OB</sub>	V <sub>OB</sub>	V <sub>IB</sub>

Table 2. Power Levels

Input Voltage (V)	Output Voltage (V)	Output Power (mW)
<b>5</b>	<b>5</b>	<b>150</b>
5	3.3	100
3.3	3.3	66

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

## TABLE OF CONTENTS

Features .....	1
Applications .....	1
Functional Block Diagram .....	1
General Description .....	1
Revision History .....	2
Specifications .....	3
Electrical Characteristics—5 V Primary Input Supply/5 V Secondary Isolated Supply .....	3
Electrical Characteristics—3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply .....	5
Electrical Characteristics—5 V Primary Input Supply/3.3 V Secondary Isolated Supply .....	7
Package Characteristics .....	9
Regulatory Approvals .....	9
Insulation and Safety-Related Specifications .....	9
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics .....	10

Recommended Operating Conditions .....	10
Absolute Maximum Ratings .....	11
ESD Caution .....	11
Pin Configurations and Function Descriptions .....	12
Truth Table .....	15
Typical Performance Characteristics .....	16
Applications Information .....	19
PCB Layout .....	19
Thermal Analysis .....	20
Propagation Delay Parameters .....	20
EMI Considerations .....	20
DC Correctness and Magnetic Field Immunity .....	20
Power Consumption .....	21
Insulation Lifetime .....	22
Outline Dimensions .....	23
Ordering Guide .....	23

## REVISION HISTORY

### 3/2019—Rev. C to Rev. D

Changes to Features Section .....	1
Changes to Logic High Output Voltages Parameter and Logic Low Output Voltages Parameter, Table 6 .....	4
Changes to Electrical Characteristics—3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply Section, Setpoint Parameter, Line Regulation Parameter, and Output Supply Parameter, Table 7 .....	5
Changes to Logic High Output Voltages Parameter and Logic Low Output Voltages Parameter, Table 10 .....	6
Changes to Electrical Characteristics—5 V Primary Input Supply/3.3 V Secondary Isolated Supply Section, Setpoint Parameter, and Output Supply Parameter, Table 11 .....	7
Changes to Logic High Output Voltages Parameter and Logic Low Output Voltages Parameter, Table 14 .....	8
Changes to Table 16 .....	9
Changes to Table 19 .....	10
Changes to Table 22 .....	12
Changes to Table 23 .....	13
Changes to Table 24 .....	14
Change to Applications Information Section .....	19

### 8/2018—Rev. B to Rev. C

Change to Figure 1 .....	1
Changes to Setpoint Parameter, Table 3 and Propagation Delay, C Grade, Table 5 .....	3
Changes to Setpoint Parameter, Table 7 and Propagation Delay, C Grade, Table 9 .....	5
Changes to Setpoint Parameter, Table 11 and Propagation Delay, C Grade, Table 13 .....	7

### 4/2015—Rev. A to Rev. B

Changes to Table 25 .....	15
---------------------------	----

### 5/2013—Rev. 0 to Rev. A

Added Table 1, Renumbered Sequentially .....	1
Changes to Table 3 .....	3

### 1/2013—Revision 0: Initial Version

## SPECIFICATIONS

### ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = V_{DDP} = 5\text{ V}$ ,  $V_{SEL}$  resistor network:  $R1 = 10\text{ k}\Omega$ ,  $R2 = 30.9\text{ k}\Omega$  between  $V_{ISO}$  and  $GND_{ISO}$ . Minimum/maximum specifications apply over the entire recommended operation range, which is  $4.5\text{ V} \leq V_{DD1}, V_{DD2}, V_{DDP} \leq 5.5\text{ V}$  and  $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 3. DC-to-DC Converter Static Specifications

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	$V_{ISO}$	4.675	5.0	5.325	V	$I_{ISO} = 15\text{ mA}$ , $R1 = 10\text{ k}\Omega$ , $R2 = 30.9\text{ k}\Omega$
Thermal Coefficient	$V_{ISO} (TC)$		-44		$\mu\text{V}/^\circ\text{C}$	
Line Regulation	$V_{ISO} (LINE)$		20		mV/V	$I_{ISO} = 15\text{ mA}$ , $V_{DDP} = 4.5\text{ V}$ to $5.5\text{ V}$
Load Regulation	$V_{ISO} (LOAD)$		1.3	3	%	$I_{ISO} = 3\text{ mA}$ to $27\text{ mA}$
Output Ripple	$V_{ISO} (RIP)$		75		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 27\text{ mA}$
Output Noise	$V_{ISO} (NOISE)$		200		mV p-p	$C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 27\text{ mA}$
Switching Frequency	$f_{OSC}$		125		MHz	
Pulse-Width Modulation Frequency	$f_{PWM}$		600		kHz	
Output Supply	$I_{ISO} (MAX)$	30			mA	$5.5\text{ V} > V_{ISO} > 4.5\text{ V}$
Efficiency at $I_{ISO} (MAX)$			29		%	$I_{ISO} = 27\text{ mA}$
$I_{DDP}$ , No $V_{ISO}$ Load	$I_{DDP} (Q)$		6.8	12	mA	
$I_{DDP}$ , Full $V_{ISO}$ Load	$I_{DDP} (MAX)$		104		mA	
Thermal Shutdown						
Shutdown Temperature			154		$^\circ\text{C}$	
Thermal Hysteresis			10		$^\circ\text{C}$	

Table 4. Data Channel Supply Current

Parameter	Symbol	1 Mbps—A, B, C Grades			25 Mbps—B, C Grades			100 Mbps—C Grade			Unit	Test Conditions/ Comments
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SUPPLY CURRENT												
ADuM5210	I <sub>DD1</sub>		1.1	1.6		6.2	7.0		20	25	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	C <sub>L</sub> = 0 pF
ADuM5211	I <sub>DD1</sub>		2.1	2.7		4.9	6.5		15	19	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		2.3	2.9		4.7	6.5		15.6	19	mA	C <sub>L</sub> = 0 pF
ADuM5212	I <sub>DD1</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		1.1	1.6		6.2	7.0		20	25	mA	C <sub>L</sub> = 0 pF

Table 5. Switching Specifications

Parameter	Symbol	A Grade			B Grade			C Grade			Unit	Test Conditions/ Comments
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SWITCHING SPECIFICATIONS												
Data Rate	t <sub>PHL</sub> , t <sub>PLH</sub>			1			25			100	Mbps	Within PWD limit
Propagation Delay				50			35	20	23	29	ns	50% input to 50% output
Pulse Width Distortion		PWD			10			3			2	ns
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Propagation Delay Skew	t <sub>PSK</sub>			38			12			9	ns	Between any two units
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2	ns	
Opposing Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

Table 6. Input and Output Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Logic High Input Threshold	$V_{IH}$	$0.7 V_{ISO}$ , $0.7 V_{DD1}$			V	
Logic Low Input Threshold	$V_{IL}$			$0.3 V_{ISO}$ , $0.3 V_{DD1}$	V	
Logic High Output Voltages	$V_{OH}$	$V_{DD1} - 0.1$ , $V_{DD2} - 0.1$	$V_{DD1}$ , $V_{DD2}$		V	$I_{Ox} = -20 \mu A$ , $V_{Ix} = V_{IxH}$
		$V_{DD1} - 0.4$ , $V_{DD2} - 0.4$	$V_{DD1} - 0.2$ , $V_{DD2} - 0.2$		V	$I_{Ox} = -3.2 mA$ , $V_{Ix} = V_{IxH}$
Logic Low Output Voltages	$V_{OL}$		0.0	0.1	V	$I_{Ox} = 20 \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 3.2 mA$ , $V_{Ix} = V_{IxL}$
Undervoltage Lockout						$V_{DD1}$ , $V_{DD2}$ , $V_{DDP}$ supply
Positive Going Threshold	$V_{UV+}$		2.6		V	
Negative Going Threshold	$V_{UV-}$		2.4		V	
Hysteresis	$V_{UVH}$		0.2		V	
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.54	0.8	mA	
Quiescent Output Supply Current	$I_{DDO(Q)}$		1.6	2.0	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.09		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.04		mA/Mbps	
Input Currents per Channel	$I_I$	-10	+0.01	+10	$\mu A$	$0 V \leq V_{Ix} \leq V_{DDx}$
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	$ CM $	25	35		kV/ $\mu s$	$V_{Ix} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	$t_r$		1.6		$\mu s$	

<sup>1</sup>  $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_{Ox} > 0.8 \times V_{DD1}$  or  $0.8 \times V_{ISO}$  for a high input or  $V_{Ox} < 0.8 \times V_{DD1}$  or  $0.8 \times V_{ISO}$  for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

**ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = V_{DDP} = 3.3\text{ V}$ ,  $V_{SEL}$  resistor network:  $R1 = 10\text{ k}\Omega$ ,  $R2 = 16.9\text{ k}\Omega$  between  $V_{ISO}$  and  $GND_{ISO}$ . Minimum/maximum specifications apply over the entire recommended operation range, which is  $3.135\text{ V} \leq V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDP} \leq 3.6\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

The digital isolator channels and the power section work independently, and under the operating voltages in this section, there may not be sufficient current from the  $V_{ISO}$  to run both data channels at the maximum data rate. Verify that the application is within the power capability of  $V_{ISO}$  if that supply is providing power to  $V_{DD2}$ .

**Table 7. DC-to-DC Converter Static Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>DC-TO-DC CONVERTER SUPPLY</b>						
Setpoint	$V_{ISO}$	3.135	3.3	3.51	V	$I_{ISO} = 10\text{ mA}$ , $R1 = 10\text{ k}\Omega$ , $R2 = 16.9\text{ k}\Omega$
Thermal Coefficient	$V_{ISO}(\text{TC})$		-26		$\mu\text{V}/^\circ\text{C}$	$I_{ISO} = 20\text{ mA}$
Line Regulation	$V_{ISO}(\text{LINE})$		20		mV/V	$I_{ISO} = 10\text{ mA}$ , $V_{DDP} = 3.135\text{ V}$ to $3.6\text{ V}$
Load Regulation	$V_{ISO}(\text{LOAD})$		1.3	3	%	$I_{ISO} = 2\text{ mA}$ to $18\text{ mA}$
Output Ripple	$V_{ISO}(\text{RIP})$		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 18\text{ mA}$
Output Noise	$V_{ISO}(\text{NOISE})$		130		mV p-p	$C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 18\text{ mA}$
Switching Frequency	$f_{OSC}$		125		MHz	
Pulse-Width Modulation Frequency	$f_{PWM}$		600		kHz	
Output Supply	$I_{ISO}(\text{MAX})$	20			mA	$3.6\text{ V} > V_{ISO} > 3.135\text{ V}$
Efficiency at $I_{ISO}(\text{MAX})$			27		%	$I_{ISO} = 18\text{ mA}$
$I_{DDP}$ , No $V_{ISO}$ Load	$I_{DDP}(\text{Q})$		3.3	10.5	mA	
$I_{DDP}$ , Full $V_{ISO}$ Load	$I_{DDP}(\text{MAX})$		77		mA	
Thermal Shutdown						
Shutdown Temperature			154		$^\circ\text{C}$	
Thermal Hysteresis			10		$^\circ\text{C}$	

**Table 8. Data Channel Supply Current**

Table 6. Data Currents Supply Current												
Parameter	Symbol	1 Mbps—A, B, C Grades			25 Mbps—B, C Grades			100 Mbps—C Grade			Unit	Test Conditions/ Comments
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SUPPLY CURRENT												
ADuM5210	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9	mA	C <sub>L</sub> = 0 pF
ADuM5211	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	C <sub>L</sub> = 0 pF
ADuM5212	I <sub>DD1</sub>		2.0	3.5		2.7	4.6		4.8	9	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		0.75	1.4		5.1	9.0		17	23	mA	C <sub>L</sub> = 0 pF

**Table 9. Switching Specifications**

Parameter	Symbol	A Grade			B Grade			C Grade			Unit	Test Conditions/Comments
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SWITCHING SPECIFICATIONS												
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	$t_{PHL}, t_{PLH}$			50			35	22	27	35	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	$ t_{PLH} - t_{PHL} $
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Propagation Delay Skew	$t_{PSK}$			38			16			12	ns	Between any two units
Channel Matching												
Codirectional	$t_{PSKCD}$			5			3			2.5	ns	
Opposing Direction	$t_{PSKOD}$			10			6			5	ns	
Jitter			2			2			1		ns	

Table 10. Input and Output Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Logic High Input Threshold	$V_{IH}$	$0.7 V_{ISO}, 0.7 V_{DD1}$			V	
Logic Low Input Threshold	$V_{IL}$			$0.3 V_{ISO}, 0.3 V_{DD1}$	V	
Logic High Output Voltages	$V_{OH}$	$V_{DD1} - 0.1, V_{DD2} - 0.1$	$V_{DD1}, V_{DD2}$		V	$I_{OX} = -20 \mu A, V_{IX} = V_{IXH}$
		$V_{DD1} - 0.4, V_{DD2} - 0.4$	$V_{DD1} - 0.2, V_{DD2} - 0.2$		V	$I_{OX} = -3.2 mA, V_{IX} = V_{IXH}$
Logic Low Output Voltages	$V_{OL}$		0.0	0.1	V	$I_{OX} = 20 \mu A, V_{IX} = V_{IXL}$
			0.2	0.4	V	$I_{OX} = 3.2 mA, V_{IX} = V_{IXL}$
Undervoltage Lockout						$V_{DD1}, V_{DD2}, V_{DDP}$ supply
Positive Going Threshold	$V_{UV+}$		2.6		V	
Negative Going Threshold	$V_{UV-}$		2.4		V	
Hysteresis	$V_{UVH}$		0.2		V	
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.4	0.6	mA	
Quiescent Output Supply Current	$I_{DDO(Q)}$		1.2	1.7	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.08		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.015		mA/Mbps	
Input Currents per Channel	$I_I$	-10	+0.01	+10	$\mu A$	$0 V \leq V_{IX} \leq V_{DDX}$
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		3		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	$ CM $	25	35		kV/ $\mu s$	$V_{IX} = V_{DD1}$ or $V_{ISO}, V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	$t_r$		1.6		$\mu s$	

<sup>1</sup>  $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_{OX} > 0.8 \times V_{DD1}$  or  $0.8 \times V_{ISO}$  for a high input or  $V_{OX} < 0.8 \times V_{DD1}$  or  $0.8 \times V_{ISO}$  for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

**ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DDP} = 5\text{ V}$ ,  $V_{DD2} = 3.3\text{ V}$ ,  $V_{SEL}$  resistor network:  $R1 = 10\text{ k}\Omega$ ,  $R2 = 16.9\text{ k}\Omega$  between  $V_{ISO}$  and  $GND_{ISO}$ . Minimum/maximum specifications apply over the entire recommended operation range which is  $4.5\text{ V} \leq V_{DD1}$ ,  $V_{DDP} \leq 5.5\text{ V}$ ,  $3.135\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 11. DC-to-DC Converter Static Specifications**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>DC-TO-DC CONVERTER SUPPLY</b>						
Setpoint	$V_{ISO}$	3.135	3.3	3.51	V	$I_{ISO} = 15\text{ mA}$ , $R1 = 10\text{ k}\Omega$ , $R2 = 16.9\text{ k}\Omega$
Thermal Coefficient	$V_{ISO} \text{ (TC)}$		-26		$\mu\text{V}/^\circ\text{C}$	
Line Regulation	$V_{ISO} \text{ (LINE)}$		20		mV/V	$I_{ISO} = 15\text{ mA}$ , $V_{DDP} = 4.5\text{ V to } 5.5\text{ V}$
Load Regulation	$V_{ISO} \text{ (LOAD)}$		1.3	3	%	$I_{ISO} = 3\text{ mA to } 27\text{ mA}$
Output Ripple	$V_{ISO} \text{ (RIP)}$		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 27\text{ mA}$
Output Noise	$V_{ISO} \text{ (NOISE)}$		130		mV p-p	$C_{BO} = 0.1\text{ }\mu\text{F}  10\text{ }\mu\text{F}$ , $I_{ISO} = 27\text{ mA}$
Switching Frequency	$f_{OSC}$		125		MHz	
Pulse Width Modulation Frequency	$f_{PWM}$		600		kHz	
Output Supply	$I_{ISO} \text{ (MAX)}$	30			mA	$3.6\text{ V} > V_{ISO} > 3.135\text{ V}$
Efficiency at $I_{ISO} \text{ (MAX)}$			24		%	$I_{ISO} = 27\text{ mA}$
$I_{DDP}$ , No $V_{ISO}$ Load	$I_{DDP} \text{ (Q)}$		3.2	8	mA	
$I_{DDP}$ , Full $V_{ISO}$ Load	$I_{DDP} \text{ (MAX)}$		85		mA	
Thermal Shutdown						
Shutdown Temperature			154		$^\circ\text{C}$	
Thermal Hysteresis			10		$^\circ\text{C}$	

**Table 12. Data Channel Supply Current**

Parameter	Symbol	1 Mbps—A, B, C Grades			25 Mbps—B, C Grades			100 Mbps—C Grade			Unit	Test Conditions/ Comments
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SUPPLY CURRENT												
ADuM5210	I <sub>DD1</sub>		1.1	1.6		6.2	7.0		20	25	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9.0	mA	C <sub>L</sub> = 0 pF
ADuM5211	I <sub>DD1</sub>		2.1	2.7		4.9	6.5		15	19	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	C <sub>L</sub> = 0 pF
ADuM5212	I <sub>DD1</sub>		2.0	3.5		2.7	4.6		4.8	9.0	mA	C <sub>L</sub> = 0 pF
	I <sub>DD2</sub>		1.1	1.6		6.2	7.0		20	25	mA	C <sub>L</sub> = 0 pF

**Table 13. Switching Specifications**

Parameter	Symbol	A Grade			B Grade			C Grade			Unit	Test Conditions/ Comments
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SWITCHING SPECIFICATIONS												
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	20	25	31	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	t <sub>PLH</sub> – t <sub>PHL</sub>
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2	ns	
Opposing Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

Table 14. Input and Output Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Logic High Input Threshold	$V_{IH}$	$0.7 V_{ISO}$ , $0.7 V_{DD1}$			V	
Logic Low Input Threshold	$V_{IL}$			$0.3 V_{ISO}$ , $0.3 V_{DD1}$	V	
Logic High Output Voltages	$V_{OH}$	$V_{DD1} - 0.1$ , $V_{DD2} - 0.1$	$V_{DD1}, V_{DD2}$		V	$I_{OX} = -20 \mu A$ , $V_{IX} = V_{IXH}$
		$V_{DD1} - 0.4$ , $V_{DD2} - 0.4$	$V_{DD1} - 0.2$ , $V_{DD2} - 0.2$		V	$I_{OX} = -3.2 \text{ mA}$ , $V_{IX} = V_{IXH}$
Logic Low Output Voltages	$V_{OL}$		0.0	0.1	V	$I_{OX} = 20 \mu A$ , $V_{IX} = V_{IXL}$
			0.2	0.4	V	$I_{OX} = 3.2 \text{ mA}$ , $V_{IX} = V_{IXL}$
Undervoltage Lockout						$V_{DD1}, V_{DD2}, V_{DDP}$ supply
Positive Going Threshold	$V_{UV+}$		2.6		V	
Negative Going Threshold	$V_{UV-}$		2.4		V	
Hysteresis	$V_{UVH}$		0.2		V	
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.54	0.75	mA	
Quiescent Output Supply Current	$I_{DDO(Q)}$		1.2	2.0	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.09		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.02		mA/Mbps	
Input Currents per Channel	$I_I$	-10	+0.01	+10	$\mu A$	$0 V \leq V_{IX} \leq V_{DDX}$
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	$ CM $	25	35		kV/ $\mu s$	$V_{IX} = V_{DD1}$ or $V_{ISO}$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	$t_r$		1.6		$\mu s$	

<sup>1</sup>  $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_{OX} > 0.8 \times V_{DD1}$  or  $0.8 \times V_{ISO}$  for a high input or  $V_{OX} < 0.8 \times V_{DD1}$  or  $0.8 \times V_{ISO}$  for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.



## PACKAGE CHARACTERISTICS

Table 15. Thermal and Isolation Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	f = 1 MHz
Capacitance (Input to Output) <sup>1</sup>	C <sub>I-O</sub>		2.2		pF	
Input Capacitance <sup>2</sup>	C <sub>I</sub>		4.0		pF	
IC Junction-to-Ambient Thermal Resistance	θ <sub>JA</sub>		50		°C/W	Thermocouple located at center of package underside, test conducted on 4-layer board with thin traces <sup>3</sup>

<sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 10 are shorted together, and Pin 11 through Pin 20 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>3</sup> See the Thermal Analysis section for thermal model definitions.

## REGULATORY APPROVALS

Table 16.

UL <sup>1</sup>	CSA	VDE <sup>2</sup>
Recognized under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>
Single Protection, 2500 V RMS Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage	Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM5210/ADuM5211/ADuM5212 is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 10 μA).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM5210/ADuM5211/ADuM5212 is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 second (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 17. Critical Safety-Related Dimensions and Material Properties

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	5.3	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	5.3	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303, Part 1
Isolation Group		II		Material group (DIN VDE 0110, 1/89, Table 1)

**DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS**

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (\*) marking on packages denotes DIN V VDE V 0884-10 approval.

**Table 18. VDE Characteristics**

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110			I to IV	
For Rated Mains Voltage $\leq 150$ V rms			I to III	
For Rated Mains Voltage $\leq 300$ V rms			I to II	
For Rated Mains Voltage $\leq 400$ V rms			40/105/21	
Climatic Classification			2	
Pollution Degree per DIN VDE 0110, Table 1				
Maximum Working Insulation Voltage		$V_{IORM}$	560	V peak
Input-to-Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{pd(m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge $< 5$ pC	$V_{pd(m)}$	1050	V peak
Input-to-Output Test Voltage, Method a				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge $< 5$ pC	$V_{pd(m)}$	840	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge $< 5$ pC	$V_{pd(m)}$	672	V peak
Highest Allowable Overvoltage		$V_{IOTM}$	3535	V peak
Surge Isolation Voltage	$V_{IOSM(TEST)} = 10$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	$V_{IOSM}$	4000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		$T_S$	150	$^{\circ}\text{C}$
Safety Total Dissipated Power		$I_{S1}$	2.5	W
Insulation Resistance at $T_S$	$V_{io} = 500$ V	$R_S$	$> 10^9$	$\Omega$




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

**RECOMMENDED OPERATING CONDITIONS****Table 19.**

Parameter	Symbol	Min	Max	Unit
Operating Temperature <sup>1</sup>	$T_A$	-40	+105	$^{\circ}\text{C}$
Supply Voltages <sup>2</sup>				
$V_{DDP}$ at $V_{ISO} = 3.135$ V to 3.6 V	$V_{DDP}$	3.135	5.5	V
$V_{DDP}$ at $V_{ISO} = 4.5$ V to 5.5 V		4.5	5.5	V
$V_{DD1}$ , $V_{DD2}$	$V_{DD1}$ , $V_{DD2}$	3.135	5.5	V

<sup>1</sup> Operation at 105 $^{\circ}\text{C}$  requires reduction of the maximum load current as specified in Table 20.

<sup>2</sup> Each voltage is relative to its respective ground.

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 20.

Parameter	Rating
Storage Temperature ( $T_{ST}$ )	–55°C to +150°C
Ambient Operating Temperature ( $T_A$ )	–40°C to +105°C
Supply Voltages ( $V_{DDP}$ , $V_{DD1}$ , $V_{DD2}$ , $V_{ISO}$ ) <sup>1</sup>	–0.5 V to +7.0 V
$V_{ISO}$ Supply Current <sup>2</sup>	
$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$	30 mA
Input Voltage ( $V_{IA}$ , $V_{IB}$ , $PDIS$ , $V_{SEL}$ ) <sup>1,3</sup>	–0.5 V to $V_{DD1} + 0.5$ V
Output Voltage ( $V_{OA}$ , $V_{OB}$ ) <sup>1,3</sup>	–0.5 V to $V_{DDO} + 0.5$ V
Average Output Current Per Data Output Pin <sup>4</sup>	–10 mA to +10 mA
Common-Mode Transients <sup>5</sup>	–100 kV/ $\mu$ s to +100 kV/ $\mu$ s

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The  $V_{ISO}$  provides current for dc and dynamic loads on the  $V_{ISO}$  I/O channels. This current must be included when determining the total  $V_{ISO}$  supply current. For ambient temperatures between 85°C and 105°C, maximum allowed current is reduced.

<sup>3</sup>  $V_{DD1}$  and  $V_{DDO}$  refer to the supply voltages on the input and output sides of a given channel, respectively. See the PCB Layout section.

<sup>4</sup> See Figure 2 for the maximum rated current values for various temperatures.

<sup>5</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 21. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime<sup>1</sup>

Parameter	Max	Unit	Applicable Certification
AC Voltage			
Bipolar Waveform	560	V peak	All certifications, 50-year operation
Unipolar Waveform	560	V peak	
DC Voltage			
DC Peak Voltage	560	V peak	


<sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



## NOTES


1. PINS LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THESE PINS TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.

10980-003

Figure 3. ADuM5210 Pin Configuration

Table 22. ADuM5210 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Power Supply for the Side 1 Logic Circuits of the Device. It is independent of V <sub>DDP</sub> and can operate between 3.135 V and 5.5 V.
2, 5, 6, 10	GND <sub>P</sub>	Ground Reference for Isolator Side 1. All of these pins are internally connected, and it is recommended that all GND <sub>P</sub> pins be connected to a common ground.
3	V <sub>IA</sub>	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
7, 14	NC	This pin is not connected internally (see Figure 3).
8	PDIS	Power Disable. When this pin is tied to a logic low, the power converter is active; when tied to a logic high, the power supply enters a low power standby mode.
9	V <sub>DDP</sub>	Primary <i>iso</i> Power Supply Voltage, 3.135 V to 5.5 V.
11, 15, 16, 19	GND <sub>ISO</sub>	Ground Reference for Isolator Side 2. All of these pins are internally connected, and it is recommended that all GND <sub>ISO</sub> pins be connected to a common ground.
12	V <sub>ISO</sub>	Secondary Supply Voltage Output for External Loads, 3.3 V (V <sub>SEL</sub> Low) or 5.0 V (V <sub>SEL</sub> High).
13	V <sub>SEL</sub>	Output Voltage Select. Provide a thermally matched resistor network between V <sub>ISO</sub> and GND <sub>ISO</sub> to divide the required output voltage to match the 1.25 V reference voltage. V <sub>ISO</sub> voltage can be programmed up to 20% higher or 75% lower than V <sub>DDP</sub> but must be within the allowed output voltage range.
17	V <sub>OB</sub>	Logic Output B.
18	V <sub>OA</sub>	Logic Output A.
20	V <sub>DD2</sub>	Power Supply for the Side 2 Logic Circuits of the Device. It is independent of V <sub>ISO</sub> and can operate between 3.135 V and 5.5 V.



## NOTES


1. PINS LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THESE PINS TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.

10890-005

Figure 4. ADuM5211 Pin Configuration

Table 23. ADuM5211 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Power Supply for the Side 1 Logic Circuits of the Device. It is independent of V <sub>DDP</sub> and can operate between 3.135 V and 5.5 V.
2, 5, 6, 10	GND <sub>P</sub>	Ground Reference for Isolator Side 1. All of these pins are internally connected, and it is recommended that all GND <sub>P</sub> pins be connected to a common ground.
3	V <sub>OA</sub>	Logic Output A.
4	V <sub>IB</sub>	Logic Input B.
7, 14	NC	This pin is not connected internally (see Figure 4).
8	PDIS	Power Disable. When this pin is tied to a logic low, the power converter is active; when tied to a logic high, the power supply enters a low power standby mode.
9	V <sub>DDP</sub>	Primary <i>iso</i> Power Supply Voltage, 3.135 V to 5.5 V.
11, 15, 16, 19	GND <sub>ISO</sub>	Ground Reference for Isolator Side 2. All of these pins are internally connected, and it is recommended that all GND <sub>ISO</sub> pins be connected to a common ground.
12	V <sub>ISO</sub>	Secondary Supply Voltage Output for External Loads, 3.3 V (V <sub>SEL</sub> Low) or 5.0 V (V <sub>SEL</sub> High).
13	V <sub>SEL</sub>	Output Voltage Select. Provide a thermally matched resistor network between V <sub>ISO</sub> and GND <sub>ISO</sub> to divide the required output voltage to match the 1.25 V reference voltage. V <sub>ISO</sub> voltage can be programmed up to 20% higher or 75% lower than V <sub>DDP</sub> but must be within the allowed output voltage range.
17	V <sub>OB</sub>	Logic Output B.
18	V <sub>IA</sub>	Logic Input A.
20	V <sub>DD2</sub>	Power Supply for the Side 2 Logic Circuits of the Device. It is independent of V <sub>ISO</sub> and can operate between 3.135 V and 5.5 V.



NOTES  
 1. PINS LABELED NC CAN BE ALLOWED TO FLOAT OR CAN BE CONNECTED TO THE GROUND. AVOID CONNECTING THEM TO HIGH SPEED SIGNALS TO MINIMIZE CAPACITIVE COUPLING OF NOISE.

10980-007

Figure 5. ADuM5212 Pin Configuration

Table 24. ADuM5212 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Power Supply for the Side 1 Logic Circuits of the Device. It is independent of V <sub>DDP</sub> and can operate between 3.135 V and 5.5 V.
2, 5, 6, 10	GND <sub>P</sub>	Ground Reference for Isolator Side 1. All of these pins are internally connected, and it is recommended that all GND <sub>P</sub> pins be connected to a common ground.
3	V <sub>OA</sub>	Logic Output A.
4	V <sub>OB</sub>	Logic Output B.
7, 14	NC	This pin is not connected internally (see Figure 5).
8	PDIS	Power Disable. When this pin is tied to a logic low, the power converter is active; when tied to a logic high, the power supply enters a low power standby mode.
9	V <sub>DDP</sub>	Primary <i>iso</i> Power Supply Voltage, 3.135 V to 5.5 V.
11, 15, 16, 19	GND <sub>ISO</sub>	Ground Reference for Isolator Side 2. All of these pins are internally connected, and it is recommended that all GND <sub>ISO</sub> pins be connected to a common ground.
12	V <sub>ISO</sub>	Secondary Supply Voltage Output for External Loads, 3.3 V (V <sub>SEL</sub> Low) or 5.0 V (V <sub>SEL</sub> High).
13	V <sub>SEL</sub>	Output Voltage Select. Provide a thermally matched resistor network between V <sub>ISO</sub> and GND <sub>ISO</sub> to divide the required output voltage to match the 1.25 V reference voltage. V <sub>ISO</sub> voltage can be programmed up to 20% higher or 75% lower than V <sub>DDP</sub> but must be within the allowed output voltage range.
17	V <sub>IB</sub>	Logic Input B.
18	V <sub>IA</sub>	Logic Input A.
20	V <sub>DD2</sub>	Power Supply for the Side 2 Logic Circuits of the Device. It is independent of V <sub>ISO</sub> and can operate between 3.135 V and 5.5 V.

## TRUTH TABLE

Table 25. Power Section Truth Table (Positive Logic)

V <sub>DDP</sub> (V)	V <sub>SEL</sub> Input	PDIS Input	V <sub>ISO</sub> Output (V)	Notes
5	R1 = 10 k $\Omega$ , R2 = 30.9 k $\Omega$	Low	5	Configuration not recommended
5	R1 = 10 k $\Omega$ , R2 = 30.9 k $\Omega$	High	0	
3.3	R1 = 10 k $\Omega$ , R2 = 16.9 k $\Omega$	Low	3.3	
3.3	R1 = 10 k $\Omega$ , R2 = 16.9 k $\Omega$	High	0	
5	R1 = 10 k $\Omega$ , R2 = 16.9 k $\Omega$	Low	3.3	
5	R1 = 10 k $\Omega$ , R2 = 16.9 k $\Omega$	High	0	
3.3	R1 = 10 k $\Omega$ , R2 = 30.9 k $\Omega$	Low	5	
3.3	R1 = 10 k $\Omega$ , R2 = 30.9 k $\Omega$	High	0	

Table 26. Data Section Truth Table (Positive Logic)

V <sub>DDI</sub> State <sup>1</sup>	V <sub>IX</sub> Input <sup>1</sup>	V <sub>DDO</sub> State <sup>1</sup>	V <sub>OX</sub> Output <sup>1</sup>	Notes
Powered	High	Powered	High	Normal operation, data is high
Powered	Low	Powered	Low	Normal operation, data is low
X <sup>2</sup>	X <sup>2</sup>	Unpowered	Z <sup>3</sup>	Output is off
Unpowered	Low	Powered	Low	Output default low
Unpowered	High	Powered	Indeterminate	If a high level is applied to an input when no supply is present, then it can parasitically power the input side causing unpredictable operation

<sup>1</sup> The references to I and O in this table refer to the input side and output side of a given data path and the associated power supply.<sup>2</sup> X = don't care.<sup>3</sup> Z = high impedance state.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Typical Power Supply Efficiency at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V




Figure 9. Typical Short-Circuit Input Current and Power vs.  $V_{DD1}$  Supply Voltage




Figure 7. Typical Total Power Dissipation vs.  $I_{iso}$




Figure 10. Typical  $V_{iso}$  Transient Load Response, 5 V Output, 10% to 90% Load Step




Figure 8. Typical Isolated Output Supply Current,  $I_{iso}$ , as a Function of External Load, at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V




Figure 11. Typical Transient Load Response, 3 V Output, 10% to 90% Load Step






Figure 12. Typical Transient Load Response, 5 V Input, 3.3 V Output, 10% to 90% Load Step




Figure 13. Typical  $V_{ISO} = 5$  V Output Voltage Ripple at 90% Load




Figure 14. Typical  $V_{ISO} = 3.3$  V Output Voltage Ripple at 90% Load




Figure 15. Relationship Between Output Voltage and Required Input Voltage, Under Load, to Maintain >80% Duty Factor in the PWM




Figure 16. Power Dissipation with a 30 mA Load vs. Temperature




Figure 17. Power Dissipation with a 20 mA Load vs. Temperature




Figure 18. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3.3 V Operation




Figure 21. Typical *ADuM5210*  $V_{DD1}$  or *ADuM5212*  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3.3 V Operation




Figure 19. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3.3 V Operation (No Output Load)




Figure 22. Typical *ADuM5210*  $V_{DD2}$  or *ADuM5212*  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3.3 V Operation




Figure 20. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3.3 V Operation (15 pF Output Load)




Figure 23. Typical *ADuM5211*  $V_{DD1}$  or  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3.3 V Operation

## APPLICATIONS INFORMATION

The dc-to-dc converter section of the [ADuM5210/ADuM5211/ADuM5212](#) works on principles that are common to most modern power supplies. It has a split controller architecture with isolated pulse-width modulation (PWM) feedback.  $V_{DDP}$  power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power transferred to the secondary side is rectified and regulated to a value between 3.135 V and 5.25 V, depending on the setpoint supplied by an external voltage divider (see Equation 1). The secondary ( $V_{ISO}$ ) side controller regulates the output by creating a PWM control signal that is sent to the primary ( $V_{DDP}$ ) side by a dedicated *iCoupler* data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

$$V_{ISO} = 1.25 V \frac{(R1 + R2)}{R1} \quad (1)$$

where:

$R1$  is a resistor between  $V_{SEL}$  and  $GND_{ISO}$ .

$R2$  is a resistor between  $V_{SEL}$  and  $V_{ISO}$ .

Because the output voltage can be adjusted continuously there are an infinite number of operating conditions. This data sheet addresses three discrete operating conditions in the Specifications tables. Many other combinations of input and output voltage are possible; Figure 15 depicts the supported voltage combinations at room temperature. Figure 15 was generated by fixing the  $V_{ISO}$  load and decreasing the input voltage until the PWM was at 80% duty cycle. Each of the curves represents the minimum input voltage that is required for operation under this criterion. For example, if the application requires 30 mA of output current at 5 V, the minimum input voltage at  $V_{DDP}$  is 4.25 V. Figure 15 also illustrates why the  $V_{DDP} = 3.3$  V input and  $V_{ISO} = 5$  V configuration is not recommended. Even at 10 mA of output current, the PWM cannot maintain less than 80% duty factor, leaving no margin to support load or temperature variations.

Typically, the [ADuM5210/ADuM5211/ADuM5212](#) dissipate about 17% more power between room temperature and maximum temperature; therefore, the 20% PWM margin covers temperature variations.

The [ADuM5210/ADuM5211/ADuM5212](#) implement undervoltage lockout (UVLO) with hysteresis on the primary and secondary side I/O pins as well as the  $V_{DDP}$  power input. This feature ensures that the converter does not go into oscillation due to noisy input power or slow power-on ramp rates.

### PCB LAYOUT

The [ADuM5210/ADuM5211/ADuM5212](#) digital isolators with 0.15 W *isoPower* integrated dc-to-dc converters require no external interface circuitry for the logic interfaces. Power supply bypassing with a low ESR capacitor is required, as close to the chip pads as possible. The *isoPower* inputs require several

passive components to bypass the power effectively as well as set the output voltage and bypass the core voltage regulator (see Figure 24 through Figure 26).




Figure 24.  $V_{DDP}$  Bias and Bypass Components




Figure 25.  $V_{ISO}$  Bias and Bypass Components

The power supply section of the [ADuM5210/ADuM5211/ADuM5212](#) uses a 125 MHz oscillator frequency to efficiently pass power through its chip-scale transformers. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor; ripple suppression and proper regulation require a large value bulk capacitor. These capacitors are most conveniently connected between Pin 9 and Pin 10 for  $V_{DDP}$  and between Pin 11 and Pin 12 for  $V_{ISO}$ . To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1 µF and 10 µF for  $V_{DDP}$ . The smaller capacitor must have a low ESR; for example, use of an NPO or X5R ceramic capacitor is advised. Ceramic capacitors are also recommended for the 10 µF bulk capacitance. An additional 10 nF capacitor can be added in parallel if further EMI reduction is required.

Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm.




Figure 26. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side.

Failure to ensure this can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in Table 20, thereby leading to latch-up and/or permanent damage.

## THERMAL ANALYSIS

The ADuM5210/ADuM5211/ADuM5212 consist of four internal die attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, the chip is treated as a thermal unit, with the highest junction temperature reflected in the  $\theta_{JA}$  from Table 15. The value of  $\theta_{JA}$  is based on measurements taken with the parts mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM5210/ADuM5211/ADuM5212 can operate at full load across the full temperature range without derating the output current.

## PROPAGATION DELAY PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component (see Figure 27). The propagation delay to a logic low output may differ from the propagation delay to a logic high.




Figure 27. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM5210/ADuM5211/ADuM5212 component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM5210/ADuM5211/ADuM5212 devices operating under the same conditions.

## EMI CONSIDERATIONS

The dc-to-dc converter section of the ADuM5210/ADuM5211/ADuM5212 components must, of necessity, operate at a very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. See the AN-0971 Application Note for the most current PCB layout recommendations for the ADuM5210/ADuM5211/ADuM5212.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of

logic transitions at the input for more than 1.6  $\mu$ s, periodic sets of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 6.4  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit. This situation should occur in the ADuM5210/ADuM5211/ADuM5212 only during power-up and power-down operations.

The limitation on the ADuM5210/ADuM5211/ADuM5212 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3.3 V operating condition of the ADuM5210/ADuM5211/ADuM5212 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude of >1.5 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum \pi r_n^2; n = 1, 2, \dots, N$$

where:

$\beta$  is the magnetic flux density (gauss).

$N$  is the number of turns in the receiving coil.

$r_n$  is the radius of the  $n^{\text{th}}$  turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM5210/ADuM5211/ADuM5212 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 28.




Figure 28. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM5210/ADuM5211/ADuM5212 transformers. Figure 29 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 29, the ADuM5210/ADuM5211/ADuM5212 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current, placed 5 mm away from the ADuM5210/ADuM5211/ADuM5212, is required to affect component operation.




Figure 29. Maximum Allowable Current for Various Current-to-ADuM521x Spacings

Note that, in combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The  $V_{DDP}$  power supply input provides power only to the converter. Power for the data channels is provided through  $V_{DD1}$  and  $V_{DD2}$ . These power supplies can be connected to  $V_{DDP}$  and  $V_{ISO}$ , if desired, or the supplies can receive power from an independent source. The converter should be treated as a standalone supply to be utilized at the discretion of the designer.

The  $V_{DD1}$  or  $V_{DD2}$  supply current at a given channel of the ADuM5210/ADuM5211/ADuM5212 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} \quad f \leq 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)} \quad f > 0.5 f_r$$

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)} \quad f \leq 0.5 f_r$$

$$I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)} \quad f > 0.5 f_r$$

where:

$I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

$I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

$f$  is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

$f_r$  is the input stage refresh rate (Mbps).

$C_L$  is the output load capacitance (pF).

$V_{DDO}$  is the output supply voltage (V).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{DD1}$  and  $V_{DD2}$  are calculated and totaled. Figure 18 and Figure 19 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 20 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 21 through Figure 23 show the total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate for ADuM5210/ADuM5211/ADuM5212 channel configurations.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the [ADuM5210/ADuM5211/ADuM5212](#).

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. The values shown in Table 21 summarize the peak voltages for 50 years of service life in several operating conditions. In many cases, the working voltage approved by agency testing is higher than the 50-year service life voltage. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

The insulation lifetime of the [ADuM5210/ADuM5211/ADuM5212](#) depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 30, Figure 31, and Figure 32 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. A 50-year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.

In the case of dc or unipolar ac voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 21 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the dc or unipolar ac voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 31 or Figure 32 must be treated as a bipolar ac waveform, and its peak voltage must be limited to the 50-year lifetime voltage value listed in Table 21.




Figure 30. Bipolar AC Waveform






Figure 31. DC Waveform



**NOTES**  
1. THE VOLTAGE IS SHOWN AS SINUSOIDAL FOR ILLUSTRATION PURPOSES ONLY. IT IS MEANT TO REPRESENT ANY VOLTAGE WAVEFORM VARYING BETWEEN 0V AND SOME LIMITING VALUE. THE LIMITING VALUE CAN BE POSITIVE OR NEGATIVE, BUT THE VOLTAGE CANNOT CROSS 0V.

Figure 32. Unipolar AC Waveform

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-150-AE  
 Figure 33. 20-Lead Shrink Small Outline Package [SSOP]  
 (RS-20)  
 Dimensions shown in millimeters

## ORDERING GUIDE

Model <sup>1,2</sup>	Number of Inputs, V <sub>DDP</sub> Side	Number of Inputs, V <sub>ISO</sub> Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range (°C)	Package Description	Package Option
ADuM5210ARSZ	2	0	1	75	40	−40 to +105	20-Lead SSOP	RS-20
ADuM5210ARSZ-RL7	2	0	1	75	40	−40 to +105	20-Lead SSOP	RS-20
ADuM5210BRSZ	2	0	25	40	3	−40 to +105	20-Lead SSOP	RS-20
ADuM5210BRSZ-RL7	2	0	25	40	3	−40 to +105	20-Lead SSOP	RS-20
ADuM5210CRSZ	2	0	100	15	2	−40 to +105	20-Lead SSOP	RS-20
ADuM5210CRSZ-RL7	2	0	100	15	2	−40 to +105	20-Lead SSOP	RS-20
ADuM5211ARSZ	1	1	1	75	40	−40 to +105	20-Lead SSOP	RS-20
ADuM5211ARSZ-RL7	1	1	1	75	40	−40 to +105	20-Lead SSOP	RS-20
ADuM5211BRSZ	1	1	25	40	3	−40 to +105	20-Lead SSOP	RS-20
ADuM5211BRSZ-RL7	1	1	25	40	3	−40 to +105	20-Lead SSOP	RS-20
ADuM5211CRSZ	1	1	100	15	2	−40 to +105	20-Lead SSOP	RS-20
ADuM5211CRSZ-RL7	1	1	100	15	2	−40 to +105	20-Lead SSOP	RS-20
ADuM5212ARSZ	0	2	1	75	40	−40 to +105	20-Lead SSOP	RS-20
ADuM5212ARSZ-RL7	0	2	1	75	40	−40 to +105	20-Lead SSOP	RS-20
ADuM5212BRSZ	0	2	25	40	3	−40 to +105	20-Lead SSOP	RS-20
ADuM5212BRSZ-RL7	0	2	25	40	3	−40 to +105	20-Lead SSOP	RS-20
ADuM5212CRSZ	0	2	100	15	2	−40 to +105	20-Lead SSOP	RS-20
ADuM5212CRSZ-RL7	0	2	100	15	2	−40 to +105	20-Lead SSOP	RS-20
EVAL-ADuM5211EBZ							Evaluation Board	

<sup>1</sup> The addition of an RL7 suffix designates a 7" tape and reel option.

<sup>2</sup> Z = RoHS Compliant Part.