

Rakesh K M

E-mail: kmrakesh23@gmail.com

Phone: +91 90252 53871

LinkedIn: linkedin.com/in/kmrakesh

GitHub: github.com/Rakesh-2306

PROFESSIONAL SUMMARY

M.Tech VLSI Design graduate (2026) with hands-on experience in analog/RF circuit design, RTL development, and ASIC implementation using industry-standard EDA tools. Proficient in Cadence Virtuoso for analog design and Synopsys toolchains for digital synthesis and physical design. Seeking opportunities in Analog/Mixed-Signal IC Design, Physical Design, or Digital IC Implementation.

TECHNICAL SKILLS

HDLs: Verilog, SystemVerilog, Tcl

Analog / RF: Cadence Virtuoso, RF Simulation, S-parameters (S_{11} , S_{12} , S_{21} , S_{22}), Noise Figure (NF), Linearity (IIP3, OIP3, IMD3, P1dB), Stability (K-factor, μ -factor)

Layout & Verification: Custom Layout, Device Matching, Common-Centroid Techniques, DRC, LVS, Parasitic Extraction (PEX), Layout Optimization

Digital / ASIC: RTL Design, FSM Design, Functional Verification, Synthesis, STA, Floorplanning, Placement, CTS, Routing

EDA Tools: Synopsys VCS, Design Compiler, ICC2, Cadence Virtuoso, Innovus, ModelSim, Yosys, Verilator, GTK-Wave, Quartus

Programming: C, Python, Perl

Others: Timing Optimization, Power Analysis, DRC/LVS, Debugging

ACADEMIC PROJECTS

Performance-Balanced Noise-Canceling Low Noise Amplifier

Apr 2026

Designed and analyzed CG-CS, cascode, and folded-cascode LNAs in SCL 180 nm using Cadence Virtuoso; optimized folded cascode achieving 16.26 dB gain, 11 mdB NF, (S_{11} , $S_{22} < -10$ dB), and $P_{1dB} = 2.87$ dBm with unconditional stability ($K > 1$, $\mu > 1$). Implemented layout with device matching, common-centroid techniques, and parasitic-aware design; completed DRC. Designed custom square spiral inductor due to PDK limitations. Proceeding toward LVS, post-layout RC parasitic extraction, and tapeout once inductor PDK becomes available.

Ultra-Lightweight RISC-V Architecture for Anomaly Detection

Nov 2025

Designed a custom RISC-V processor and implemented a full ASIC design flow. Developed RTL modules in Verilog and performed functional verification using Synopsys VCS. Executed synthesis using Design Compiler to evaluate timing, area, and power trade-offs. Performed floorplanning, placement, clock tree synthesis, and routing using ICC2 with SAED32HVT technology libraries while analyzing setup/hold timing for physical implementation.

Low Power Hybrid Full Adder for Array Multiplier

Mar 2025

Designed hybrid full-adder based 4-bit and 8-bit array multipliers in 90 nm CMOS using Cadence Virtuoso. Completed full-custom layout with DRC and LVS verification. Performed post-layout RC parasitic extraction and validated delay and power, ensuring close correlation with schematic-level results.

Memristor-Based Kogge-Stone Adder

Nov 2024

Designed and simulated 4-bit and 8-bit memristor-based Kogge-Stone adders to improve speed and power efficiency compared to conventional CMOS implementations. Evaluated architectural performance through delay and power analysis in Cadence Virtuoso.

EDUCATION

Vellore Institute of Technology, Chennai

M.Tech in VLSI Design 2024 – 2026

Sri Sairam Engineering College, Chennai

B.E. in Electronics and Communication 2019 – 2023

PUBLICATIONS

Automated Mishap Detection and Prevention System for Vehicles, Springer ICICV 2023.

DOI: [10.1007/978-981-99-1767-9_4](https://doi.org/10.1007/978-981-99-1767-9_4)

CERTIFICATIONS

NPTEL:

- [System Design Through Verilog](#)
- [VLSI Design Flow: RTL to GDS](#)