# **中**



## #D- #D-

## ECE213: Digital Electronics





🔀 ajmer, 17381 Olpu, co, in














## The Course Contents

### Unit IV

Introduction to Sequential Logic Circuits: Basic sequential circuits: SR-latch, D-latch, D flipflop, TK flip-flop, Conversion of basic flip-flops



Introduction to Sequential Logic Circuits

Clock high follip (Lyr (-ve edy) # low level (- Ve level) # high leve (+ ve leve) bully algo
C+Ve algo
The # leady edy (+ u edy) # fallig Edge (-ve edge) the Duty Gell ? Restion of time for light level to time per. Fire pur (7) time to comple one year housen (f) No of Cycle i one unitting  $D.C = \frac{1/2}{7} = 50\%$  $G_{p}$   $\int_{-T}^{T} \int_{-T}^{T} \int$ 

SB


\*\* Triggering Methods


) - me lever treisgelig


(9) the level their territories

3) the Edge trigging

4) ve ady terzei









Gate SR Latch (NAND)

flip fli

the Touth Telegraph

E	5	R	Q	Q	
0	X	X	Q	Q	NC
	O	0	Q		NC
			0		leses-
		D	l	10	set
			_		Should






## SR Flip Flop

Truth Table

	<u></u>	S	R	Qu.	QL	
>	0	X	X	Q	बु	
		0	0	Q-	04	•
		0		0		K
		1	0	4	0	2
,		1	l	_	J	

**Excitation Table** 



Characteristic Table



