# ECE213: Digital Electronics

Ajmer Singh

9988921373

ajmer.17381@lpu.co.in

The Course Contents

Unit VI

Memory : Read-only memory, read/write memory – SRAM and DRAM, PLAs and their applications, Sequential PLDs and their applications, Introduction to field programmable gate arrays, PALs and their Applications

Converters : Analog to Digital Converter, Digital to Analog Converter

DAC   *ADC*

| Sound Waves | Electrical Voltage | Binary Data | Electrical Voltage | Sound Waves |

Digital Processing
- Effects
- Filters
- Conversion
- etc...

Microphone

Computer

101100
010110
111110

Speaker

ADC

DAC

Analogue   Digital   Analogue

Memory

# # Memory and Programmable Logic

Memory Device:

— Writes
— Readofe

Device to which binary information is transferred for storage, and from which information is available for processing as needed.

Memory Unit:

is a collection of cells capable of storing a large quantity of binary information. ie. 1001101 —

FF ⟶ gt can store 1-git data

⟹ In digital systems, there are two types of memories:

1. RAM
2. ROM

Memory and Programmable Logic

1. *Random-Access Memory* (RAM)

RAM is the place in a computer where the operating system , application programs, and data in current use are kept so that they can be quickly reached by the computer's processor.

2. *Read-Only Memory* (ROM):

ROM is a type of memory that is as fast as RAM, but has two important differences: It can not be changed, and it retains its contents even when the computer is shut off. It is generally used to start your computer up and load the operating system.

Using a ROM as a PLD: A programmable logic device or PLD is an electronic component used to build digital circuits . Before the PLD can be used in a circuit it must be programmed.
Examples of PLDs : programmable logic array (PLA), programmable array logic (PAL), and *field-programmable logic gate array* (FPGA). (PAL : Program. AND, fixed OR, PLA: Program. AND/OR)

Random-Access Memory

#Memory unit:
Stores binary information in groups of bits called *words*.

Memory word:
group of 1's and 0's and may represent a number,
character(s), instruction, or other binary-coded information.

Most computer memories use words that are multiples of 8 bits (*byte*).
32-bit word → 4 bytes

k address lines ⟶
Read ⟶
Write ⟶

Memory unit
2^k words
n bit per word

n data input lines

n data output lines

4-bit address
{ 0000
⋮
1111 }
16 location

In De. $\frac{103}{1000}$

Each word in memory is assigned an address 0 up to $2^k - 1$ (k = # of address lines).

2^{10}

$K = 10$

$2^{10} - 1 = 1023$

1024×16 bits
16×1024
$2 \times 8 \times 1024$ bits
2 K bytes

$2K$ bytes

Q. How many bytes is this memory module?

Memory address

Binary	decimal	Memory contest
		memory content
0000000000	0	
0000000001	1	1010101110001001
0000000010	2	0000110101000110
⋮	⋮	⋮
1111111101	1021	1001110100010100
1111111110	1022	0000110100011110
1111111111	1023	1101111000100101

Fig. 7-3 Content of a 1024 × 16 Memory

$n = 16$

A) 16 byte
B) 2 × 16 byte
C) 1 K byte
D) 2 K byte

Unit	Shortened	Capacity
Bit	b	1 or 0 (on or off)
Byte	B	8 bits
Kilobyte	KB	1024 bytes
Megabyte	MB	1024 kilobytes
Gigabyte	GB	1024 megabytes
Terabyte	TB	1024 gigabytes
Petabyte	PB	1024 terabytes
Exabyte	EB	1024 petabytes
Zettabyte	ZB	1024 exabytes
Yottabyte	YB	1024 zettabytes

2^{10}

$2^{10} \cdot 2^{10} = 2^{20}$

2^{30}

2^{40}

2^{50}

2^{60}

RAM: Write and Read Operations

Fig. 7-2 Block Diagram of a Memory Unit

To transfer a new word to be stored into memory: (Writing operation)

1. Apply the binary address of the word to address lines.
2. Apply the data bits that must be stored in memory to the data input lines.
3. Activate the *write* input.

To transfer a stored word out of memory: (Read operation)

1. Apply the binary address of the word to address lines.
2. Activate the *read* input.

Memory Types

Integrated circuit RAM units are available in two possible operating modes: *static* and *dynamic*.

Static RAM (SRAM) consists of of internal latches that store the binary information. The stored information remains valid as long as power is applied to the unit.

Dynamic RAM (DRAM) stores the binary information in the form of electric charges on capacitors provided by the MOS transistors. The charge on the capacitors tends to decay with time and the capacitors must be periodically recharged by *refreshing* of the dynamic memory every few milliseconds.

- DRAM offers reduced power consumption, large integration of units on chip.
- SRAM is faster; has shorter read and write cycles, SRAM is used in cache.
Disadvantages: high power consumption, low density, expensive.

Memory Hierarchy

Volatile vs. Non-Volatile Memory

- RAM (static and dynamic) is said to be volatile, since information is lost when power is turned off.

- Non-volatile memory retains its information even when power is turned off.

1. Magnetic disks: stored data is represented by the direction of magnetization.
2. CD: compact disc is a piece of polycarbonate (a type of plastic) on which a spiral track has been impressed. This spiral track is a series of indentations ("pits") separated by flat areas ("land").
3. ROM: The internal storage elements are set to their values once and after that are only read.

EPROMS and PROMS

Erasable Programmable Read-Only Memory **(EPROM)** is a special type of memory that retains its contents until it is exposed to ultraviolet light.

To write to EPROM, you need a special device called a *PROM Programmer* or *PROM burner (programmer)*. An EPROM differs from a PROM in that a PROM can be written to only once and cannot be erased.

EPROMs are widely used in personal computers since they enable the manufacturer to change the contents of the PROM before the computer is actually shipped. This means that bugs can be removed and new versions installed shortly before delivery.

EEPROMS and FLASH

Electrically Erasable Programmable Read-Only Memory **(EEPROM),** is like EPROM except that the previously programmed connections can be erased with an electrical signal.

Flash memory is a type of EEPROM. Information stored in flash memory is usually written in blocks rather than a byte or word at a time.

Virtual Memory?
With virtual memory, the computer can look for areas of RAM that have not been used recently and copy them onto the hard disk. This frees up space in RAM to load the new application. Because it does this automatically, you don't even know it is happening, and it makes your computer feel like is has unlimited RAM space even though it has only 1 GB installed.

RAM Memory Cell

Fig. 7-5 Memory Cell

The storage part of the cell is modeled by an *SR* latch with associated gates.

A 1 in the read/write input provides the read operation by forming a path from the latch to the output.
A 0 in the read/write input provides the write operation by forming a path from the input to latch.

4 x 4 RAM

Input data

Address inputs

Word 0

Word 1

2 × 4 decoder

Word 2

Memory enable — EN

Word 3

Read/Write

BC (grid of binary cells)

Output data

Fig. 7-6 Diagram of a 4 × 4 RAM

(a) Conventional symbol

(b) Array logic symbol

Fig. 7-1 Conventional and Array Logic Diagrams for OR Gate

WRITE operation: the data available in the input lines are transferred into the four binary cells of the selected word. The memory cells that are not selected are disabled.

READ Operation: the four bits of the selected word go through OR gates to the output terminals.

Commercial RAM

Commercial RAM → thousands of words, with each word 1 - 64 bits. A memory with 2^k words of n bits/word requires k address lines that go into a $k \times 2^k$ decoder.

Fig. 7-6 Diagram of a 4×4 RAM

Two Dimensional Decoding

Fig. 7-7 Two-Dimensional Decoding Structure for a 1K-Word Memory

The idea of two-dimensional decoding is to arrange the memory cells in an array that is as close as possible to square. Use two $k/2$-input decoders instead of one k-input decoder. One decoder performs the row selection and the other the column selection in a two dimensional matrix configuration.
How many words can be selected?

Read-Only Memory (ROM)

Read-only memory is a memory device in which permanent binary information is stored.

$$k \text{ inputs (address)} \longrightarrow \boxed{\begin{array}{c} 2^K \times n \\ \text{ROM} \end{array}} \longrightarrow n \text{ outputs (data)}$$

Fig. 7-9 ROM Block Diagram

• The number of words in a ROM is determined from the k address input lines needed to specify the 2^k words.

• **Why doesn't the ROM have any data inputs?**

Read-Only Memory (ROM)

A 32 x 8 ROM consists of 32 words of 8 bits each. The five input lines are decoded by into 32 distinct outputs (memory addresses) using a 2^5 x 8 decoder. Each OR gate has 32 input connections → 32 x 8 ROM has internal connections 32 x 8. In general, a 2^k x n ROM will have k x 2^k decoder and n OR gates with 2^k x n internal connections.

Read-Only Memory

Fig. 7-10 Internal Logic of a 32 × 8 ROM

A programmable connection (a crosspoint) between two lines is logically equivalent to a switch that can be be closed (two lines are connected) or open (two lines are disconnected). A switch can be a fuse that normally connects the two points, but can be opened by blowing the fuse using a high voltage pulse.

Programming Read-Only Memory

Fig. 7-11 Programming the ROM According to Table 7-3

Output A_6 can be expressed in sum of minterms
as: $A_6(I_4, I_3, I_2, I_1, I_0) = \Sigma(2,...,29,30)$

Constructing 256K X 8 RAM (similar to 7-8)

1. How many 64K x 8 RAM chips are needed to provide a memory capacity of 256KB?
2. How many lines of the address must be used to access 256K bytes? How many of these lines are connected to the address inputs of all chips?
3. How many lines must be decoded for the chip select inputs of all chips?

64K X 8 RAM chip

Capacity: 64K words of 8 bits each

How many chips are needed to construct 256K x 8?
What is the size of the decoder?

- Three-state outputs are connected together to form 8 data output lines.

- Just one chip select (CS) will be active at any time.

- RAM requires 18-bit address:
16 LSB address are applied to the inputs of each RAM.
2 MSB are applied to 2-to-4 decoder.

- Address bits 16 and 17 are used for chip selection.

32 X 8 ROM chip

Fig. 7-10 Internal Logic of a 32 × 8 ROM

128 X 8 ROM chip   (similar to 7-15)