中






ECE213: Digital Electronics

















The Course Contents

Unit V

Sequential Logic Circuits Applications: Registers:

Operation of all basic Shift Registers, Counters:

Design of Asynchronous and Synchronous counters,

Ring counter and Johnson ring counter



Sequential Logic Circuits Applications tomter classifics som L'Asynchronous (Tiffent Clock fudiff F!) -> UP counter -> Down Counter L Synch ronous (same clock for each ff) -> up down counter. -> Evan Coante down > odd Countr -> Random Counts > MOD Count To dinign M-6it Countre How many flip flip vyertes

Counters

S.NO	Synchronous Counter	Asynchronous Counter
A	In synchronous counter, all flip flops are triggered with 1 same clock simultaneously.	In asynchronous counter, different flip flops are triggered with different clock, not simultaneously.
	Synchronous Counter is faster than asynchronous 2 counter in operation.	Asynchronous Counter is slower than synchronous counter in operation.
7	Synchronous Counter does not produce any decoding 3 errors.	Asynchronous Counter produces decoding error.
	4 Synchronous Counter is also called Parallel Counter.	Asynchronous Counter is also called Serial Counter.
7	Synchronous Counter designing as well implementation 5 are complex due to increasing the number of states.	Asynchronous Counter designing as well as implementation is very easy.
	Synchronous Counter will operate in any desired count 6 sequence.	
	Synchronous Counter examples are: Ring counter, 7 Johnson counter.	Asynchronous Counter examples are: Ripple UP counter, Ripple DOWN counter.
	8 In synchronous counter, propagation delay is less.	In asynchronous counter, there is high propagation delay.

Sequential Logic Circuits Applications Counters & How to disign synchronous Country

Step 1! Find the number of flip flup regular erspec the application.

Step 2! Decide the type of FF (JK, T, SR, D), and make the


expertetion have to ff. Sub 9: Make the state dign en state tible of Counter Sub 9: Mapping of Excitation taken over State table Sty6 Draw My logie diogn:

Counters Ex Periz 3-bit syn. up courte.

Step 2: Pyter of ff: TK

Q _n	Qn+	1	7	5	الا
	0		0	4	X
-> O		\perp		otag ota	
	0		X		
l	1		X		0

Counters Stet Diago



Fin Jc, Kc, Jo, Ko, JA, Kg in Som of Oc, 90, 04

