

# ECE213: Digital Electronics




Ajmer Singh



9988921373



ajmer.17381@lpu.co.in





# The Course Contents

## Unit II

Combinational Logic System : Truth table, Basic logic operation, Boolean Algebra, Basic postulates, Standard representation of logic functions -SOP forms, Simplification of switching functions - K-map, Synthesis of combinational logic circuits, Logic gates, Fundamental theorems of Boolean algebra, Standard representation of logic functions POS forms

AB \ CD		00	01	11	10
00	00	0	0	1	1
	01	0	0	1	1
11	11	0	0	0	1
	10	0	1	1	1




# The Course Contents

## Unit III

Introduction to Combinational Logic Circuits : Adders,  
Subtractors, Comparators, Multiplexers and  
Demultiplexers, Decoders, Encoders, Parity circuits

Introduction to Logic Families : Introduction to  
different logic families, Structure and operations of  
TTL, MOS and CMOS logic families



★ Don't Care

$$Y = \prod M(\underline{1}, \underline{2}, \underline{9}, \underline{11}, \underline{12}) \cdot d(\underline{5}, \underline{6}, \underline{15})$$

AB \ CD				
	00	01	11	10
00	X	0	1	0
01	1	X	1	X
11	0	1	X	1
10	1	0	0	1

$$Y = \bar{A}B + BD + BC + A\bar{B}\bar{D} + \bar{A}CD$$

# Combinational Logic System

## ★ Encoder and Decoder Circuits: Decoder

It is a combinational ckt which has  
 $n$  line i/p's and  $2^n$  line o/p's.

$n: 2^n$  decoder.

1: 2

2: 4

3: 8

4: 16

...

...

...

...

## ★ 2:4 decoder

	MSB		LSB			
	$I_1$	$I_0$	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	0	0	1	0	0	0
1	0	1	0	1	0	0
2	1	0	0	0	1	0
3	1	1	0	0	0	1

## # Boolean eq.


$$Y_0 = \overline{I_1} \overline{I_0}$$

$$Y_1 = \overline{I_1} I_0$$

$$Y_2 = I_1 \overline{I_0}$$

$$Y_3 = I_1 I_0$$

★ If we want to use one enable pin in the ckt - enable is active low



# Combinational Logic System

Encoder and Decoder Circuits: Decoder

★ 3:8 decoder (Active High)

$A_2$	$A_1$	$A_0$	$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$y_0 = \bar{A}_2 \bar{A}_1 \bar{A}_0$$

$$y_1 = \bar{A}_2 \bar{A}_1 A_0$$

$$y_2 = \bar{A}_2 A_1 \bar{A}_0$$


$$y_3 = \bar{A}_2 A_1 A_0$$

$$y_4 = A_2 \bar{A}_1 \bar{A}_0$$

$$y_5 = A_2 \bar{A}_1 A_0$$

$$y_6 = A_2 A_1 \bar{A}_0$$

$$y_7 = A_2 A_1 A_0$$



# Combinational Logic System

## Encoder and Decoder Circuits: Decoder

### \* 4:16 Decoder

$A_3 A_2 A_1 A_0$

$$Y_0 = \bar{A}_3 \bar{A}_2 \bar{A}_1 \bar{A}_0$$

$$Y_1 = \bar{A}_3 \bar{A}_2 \bar{A}_1 A_0$$

$$Y_2 = \bar{A}_3 \bar{A}_2 A_1 \bar{A}_0$$

$$Y_3 = \bar{A}_3 \bar{A}_2 A_1 A_0$$

$$Y_4 = \bar{A}_3 A_2 \bar{A}_1 \bar{A}_0$$

$$Y_5 = \bar{A}_3 A_2 \bar{A}_1 A_0$$

$$Y_6 = \bar{A}_3 A_2 A_1 \bar{A}_0$$

$$Y_7 = \bar{A}_3 A_2 A_1 A_0$$

$$Y_8 = A_3 \bar{A}_2 \bar{A}_1 \bar{A}_0$$

$$Y_9 = A_3 \bar{A}_2 \bar{A}_1 A_0$$

$$Y_{10} = A_3 \bar{A}_2 A_1 \bar{A}_0$$

$$Y_{11} = A_3 \bar{A}_2 A_1 A_0$$

$$Y_{12} = A_3 A_2 \bar{A}_1 \bar{A}_0$$

$$Y_{13} = A_3 A_2 \bar{A}_1 A_0$$



$$Y_{14} = A_3 A_2 A_1 \bar{A}_0$$

$$Y_{15} = A_3 A_2 A_1 A_0$$

## Combinational Logic System

## Encoder and Decoder Circuits: Decoder Tree

★ Implement 3.8 divide by 2.4 divide





# Combinational Logic System

## Encoder and Decoder Circuits: Decoder Tree

★ Implement the 4:16 Decoder using 1:2 dec.

Q: How many 1:2 decs req'd to imple. 4:16 dec

A: Required no of 16

Ans for 0/1 2

Dec / step 1  $\frac{16}{2} = 8$

Dec / step 2  $\frac{8}{2} = 4$

Dec. step 3  $\frac{4}{2} = 2$

✓ step 4  $\frac{2}{2} = 1$


15 dec

$A_3$	$A_2$	$A_1$	$A_0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1



# Combinational Logic System

## Encoder and Decoder Circuits: Decoder Tree




# Combinational Logic System

## Encoder and Decoder Circuits: Encoder

$n: 2^n$  in dec  
op o/p

$2^n: n$   
o/p o/p

$n=1 \quad 2:1$   
 $n=2 \quad 4:2$   
 $n=3 \quad 8:3$   
 $n=4 \quad 16:4$



$D_1$	$D_0$	$y$
<del>0</del>	<del>0</del>	
0	1	0
1	0	1
<del>1</del>	<del>1</del>	

# Combinational Logic System

## Encoder and Decoder Circuits: Encoder

★ Encode


4:2

$D_3$	$D_2$	$D_1$	$D_0$	$y_0$ (LSB)	$y_1$ (MSB)	
0	0	0	1	0	0	0 ✓
0	0	1	0	1	0	1 ✓
0	1	0	0	0	1	2 ✓
1	0	0	0	1	1	3 ✓

$$y_0 = D_1 + D_3$$

$$y_1 = D_2 + D_3$$

4:2 Encoder



# Combinational Logic System

## Encoder and Decoder Circuits: Encoder

★ 8:32 now

$D_7$   $D_6$   $D_5$   $D_4$   $D_3$   $D_2$   $D_1$   $D_0$   
 0 0 0 0 0 0 1 0

I	$y_2$	$y_1$	$y_0$
$D_0$	0	0	0
$D_1$	0	0	1
$D_2$	0	1	0
$D_3$	0	1	1
$D_4$	1	0	0
$D_5$	1	0	1
$D_6$	1	1	0
$D_7$	1	1	1

$$\begin{cases} y_0 = D_1 + D_3 + D_5 + D_7 \\ y_1 = D_2 + D_3 + D_6 + D_7 \\ y_2 = D_4 + D_5 + D_6 + D_7 \end{cases} \text{ OR } \underline{\underline{y}}$$


$$2^8 = 256$$

8 -



# Combinational Logic System

## ★ Multiplexers and Demultiplexers



★ MULTI  $2^n:1$

$n=1$   $2:1$

$n=2$   $4:1$

$n=3$   $8:1$

$n=4$   $16:1$

$2^n$


★ 2:1 MUX

no. of I/P 2

no. of O/P 1

As the no. of I/P varies  
3-input

$S_0$	$I_0$	$I_1$	$Y$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



$S_0$	$I_0$	$I_1$	$Y$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$Y = \overline{S_0} I_0 + S_0 I_1$$



# Combinational Logic System

## Multiplexers and Demultiplexers

★ 2:1 Mux

$S_0$	$Y$
<u>0</u>	$I_0$
1	$I_1$

$$Y = \overline{S_0} I_0 + S_0 I_1$$



# Combinational Logic System

## Multiplexers and Demultiplexers

★ 4:1 Mux

$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

71.0 Logic cone of 4:1 Mux  
using the truth table.

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



# Combinational Logic System

## Multiplexers and Demultiplexers

★ 8:1 Mux

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 \bar{I}_0 + \bar{S}_2 \bar{S}_1 S_0 \bar{I}_1 + \bar{S}_2 S_1 \bar{S}_0 \bar{I}_2 + \bar{S}_2 S_1 S_0 \bar{I}_3 \\ + S_2 \bar{S}_1 \bar{S}_0 \bar{I}_4 + S_2 \bar{S}_1 S_0 \bar{I}_5 + S_2 S_1 \bar{S}_0 \bar{I}_6 + S_2 S_1 S_0 \bar{I}_7$$

★ 16:1 Mux

# Combinational Logic System

## Multiplexers and Demultiplexers

A 32:1 Mux