中



#D- #D-

ECE213: Digital Electronics





🔀 ajmer, 17381 Olpu, co, in














The Course Contents

Unit IV

Introduction to Sequential Logic Circuits: Basic sequential circuits: SR-latch, D-latch, D flipflop, TK flip-flop, Conversion of basic flip-flops





SR Flip Flop


Truth Table





Excitation Table



















# clon	tofe
--------	------



	C	\mathcal{P}	9	3
	0	X	Q	Q
7	- [0	0	
7	l	l	l	0

	$\overline{\mathcal{P}}$	Qn	Ont
A	0	0	0
B	0		0
4	Î	0	1
PL	j	Ī	1


#Exiteh tope

	On	anti	D
A	0	0	0
C	0	1	1
В	ĺ	0	0
P	1		

#0	lar.	-g.	
$\mathcal{V}_{\mathbf{b}}$	0	0	
ار			\neg
IG	h+1		2


- To avoid the interlies the isr St D=0, the S=0, R=1, it Rost 9, D=1, the S=1, R=0, its Set


D Flip Flop/ Latch



JK Flip Flop

To make SR FF to JK Jolloy changes how to do in SRPP - Change Go and Go to - poui ed to feel set for 8 and 9 to 42 an 4, - Change the ill termed for SR to Jk vopy





3-in HNAND

A	B	C	Y
0	0	O	Ì
0	0	1	l
O	1	ð	-
O	l	1	
١	0	O	1
l	0	J	1
1	1	10 -	-[
		1-	0

7

(Smb) (units)

1) of any IP is low, thoff is high wo IPs are high the off will St the complent of 300 1/P