


ECE216: Digital Electronics Laboratory

Exp -6

Table of Content

Task	Title	Page No.
Experiment 1	Understanding the combinational logic by implementing the boolean function using basic logic gates	1
Experiment 2	To design and analyze the circuit for Full adder and Full subtractor using Logic Gates.	6
Practical work evaluation 1	Practical work evaluation based on Experiment 1 and Experiment 2.	9
Experiment 3	Understanding the combinational logic by implementing the boolean function using multiplexer	12
Experiment 4	Understanding the combinational logic by implementing the boolean function using decoder	16
Practical work evaluation 2	Practical work evaluation based on Experiment 3 and Experiment 4.	20
Project evaluation 1	Design and Implementation of application-based projects-1	23



Experiment 5	Understanding the sequential <u>logic</u> by <u>implementing</u> the flip flop with the help of logic gates	26
Experiment <u>6</u>	Understanding the <u>sequential logic</u> by implementing the counter with flip flop. <i>up - down</i>	28
Practical work evaluation 3	Practical work evaluation based on Experiment 5 and Experiment 6.	31
Experiment 7	To visualize the output of decade counter on seven segment display	34
Experiment 8	To implement and simulate combinational and sequential circuit using DSCH/Proteus.	37
Practical work evaluation 4	Practical work evaluation based on Experiment 7 and Experiment 8.	41
Project evaluation 2	Design and Implementation of application-based projects-2	44

★ Design the up counter (3-bit syn up counter)

Step 1 Define the no. of flip flop. **3**

Step 3. state dig, state

Step 2 Type of FF, T-FF

note! If $J = K = 1$, then Jc FF act as T flip flop

Characteristic of FF

★ state table


Next →

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

→

state table

Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	T_A	T_B	T_C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1



Step 1 solve for bool eq.

for T_A

	Q_A	00	01	11	10
0	0	0	0	1	0
1	0	0	0	1	0

$$T_A = Q_B Q_C$$

for T_B

	Q_A	00	01	11	10
0	0	0	1	1	0
1	0	1	1	1	0


$$T_B = Q_C$$

for T_C

	Q_A	00	01	11	10
0	0	1	1	1	1
1	0	1	1	1	1

$$T_C = 1$$

Logic Diagram



Check

5. Cautions:

1. Do not press the IC on breadboard until pins are aligned with pours.
2. Make connection properly.
3. There should not any short circuit in the circuit.
4. Avoid the heating of IC.
5. Provide proper clock pulse.





Image result for 4027 ic pin diagram




Pin configuration of IC 7476




Pin configuration of IC 4027

6. Learning Outcomes: Student will be able to design counter using flip flop.


Pin configuration of ICs:





Draw Bread Board Connection diagram:

3-Bit syn up Counter
A B C



★ Design the up counter (3-bit syn ~~up~~^{Down} counter)

Step 1 Define the no. of flip flop. **3**
ABC

Step 2 Type of FF, T-FF

note! If $J = K = 1$, then Jc FF act as T flip flop


Characteristic of FF

No change →

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

→ Together

Step 3. State dig, State



★ State table

only →

Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	T_A	T_B	T_C
0	0	0	1	1	1	1	1	1
0	0	1	0	0	0	0	0	1
0	1	0	0	0	1	0	1	1
0	1	1	0	1	0	0	0	1
1	0	0	0	1	1	1	1	1
1	0	1	1	0	0	0	0	1
1	1	0	1	0	1	0	1	1
1	1	1	1	1	0	0	0	1

Step 1 solve for bool eq.

for T_A

	Q_B	Q_C	
Q_A	00	01	11
0	1	0	0
1	0	0	0

$\Rightarrow T_A = \overline{Q_B} \overline{Q_C}$

for T_B

	Q_B	Q_C	
Q_A	00	01	11
0	1	0	0
1	0	0	1


$T_B = \overline{Q_C}$

for T_C

	Q_B	Q_C	
Q_A	00	01	11
0	1	1	1
1	1	1	1

$T_C = 1$

Logic Diagram




3-bit syn dc counter



Draw Bread Board Connection diagram:

3-Bit syn Down Counter



Next week (12 April 2021)

CAS - syllable exp 5 and exp 6

JK
SR
D
T

3-bit up

3-bit Down

1-bit up

4-bit down

2-bit up

2-bit down

7436

or

4022

10 mins for write up (20 mins)
10 mins for simulation (20 mins)
10 mins for meet/stand on (15-20 mins)
and up body