

ECE213: Digital Electronics




Ajmer Singh



9988921373



ajmer.17381@lpu.co.in






The Course Contents

Unit IV

Introduction to Sequential Logic Circuits : Basic sequential circuits: SR-latch, D-latch, D flipflop, JK flip-flop, T flip-flop, Conversion of basic flip-flops



Introduction to Sequential Logic Circuits

SR Flip Flop

Truth Table

C	S	R	Q_n	\bar{Q}_n
0	X	X	Q	\bar{Q}
1	0	0	Q	\bar{Q}
1	0	1	0	1
1	1	0	1	0
1	1	1	-	-

Excitation Table

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

with active clock
Characteristic Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X



0
1
2
3
4
5
6
7

Reset
Set

data q

S	R	Q_n	Q_{n+1}
0	0	0	0
0	1	0	0
1	0	1	1
1	1	0	X
1	1	1	X



$$Q_{n+1} = S + \bar{R}Q_n$$



Introduction to Sequential Logic Circuits

SR Flip Flop

Timing diagram




There undefined o/p
is due to invalid
state of SR FF.

7.10

Introduction to Sequential Logic Circuits

D Flip Flop/ Latch

→ Delay ←



Truth table

C	D	Q	\bar{Q}
0	X	Q	\bar{Q}
1	0	0	1
1	1	1	0


char. table

	D	Q_n	Q_{n+1}
A	0	0	0
B	0	1	0
C	1	0	1
D	1	1	1

Excitation table

	Q_n	Q_{n+1}	D
A	0	0	0
B	0	1	1
C	1	0	0
D	1	1	1

char. eq.



- To avoid the invalid state is SR
 if $D=0$, then $S=0, R=1$ is Reset
 if $D=1$, then $S=1, R=0$ is Set

Introduction to Sequential Logic Circuits

D Flip Flop/ Latch




Introduction to Sequential Logic Circuits

JK Flip Flop

To make SR FF to JK
following changes have to
be in SR FF

- Change G_1 and G_2 to
3-input nand gate
- provided the feedback from
 Q and \bar{Q} to G_2 and G_1
respectively
- Change the I/P termed for
SR to JK resp




JK flip flop.

Introduction to Sequential Logic Circuits

JK Flip Flop

Truth table

	C	J	K	Q	\bar{Q}	
-	0	X	X	Q	\bar{Q}	NC ✓
→	1	0	0	Q	\bar{Q}	NC
→	1	0	1	0	1	Reset
→	1	1	0	1	0	set
→	1	1	1	\bar{Q}	Q	Toggle



3-input NAND

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

- ✓ 1) If any 1/p is low, the o/p is high.
- ✓ 2) If any two 1/p are high, the o/p will be the complement of 3rd 1/p.