

ECE213: Digital Electronics




Ajmer Singh



9988921373



ajmer.17381@lpu.co.in






The Course Contents


Unit IV

Introduction to Sequential Logic Circuits : Basic
sequential circuits: SR-latch, D-latch, D flipflop, JK
flip-flop, T flip-flop, Conversion of basic flip-flops





Introduction to Sequential Logic Circuits




- # low level (-ve level)
- # high level (+ve level)
- # leading edge (+ve edge)
- # falling edge (-ve edge)

Time/period (T) time to complete one cycle

Frequency (f) No. of cycles in one unit time

$$f = \frac{1}{T}$$

Ex



$$D.C = \frac{T'}{T}$$

Duty Cycle : Ratio of time for high level to time per.


$$D.C = \frac{T/2}{T} = 50\%$$

Introduction to Sequential Logic Circuits


★ Triggering Methods

- 1) -ve level triggering
- 2) +ve level triggering
- 3) +ve edge triggering
- 4) -ve edge trigger




SR



Active 0
Inputs 1




Active 1
Inputs 0



Imp

Introduction to Sequential Logic Circuits

★ Latch : It can store 1-bit data
It is a kind of loop (feedback)



Introduction to Sequential Logic Circuits

SR Latch (NOR)

Set Reset

S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
0	1	0	1
1	0	1	0
1	1	-	-


Reset Set

Case 1: If $S=0, R=0$, No change condition (Memory)

Case 2: If $S=0, R=1$, Reset condition

Case 3: If $S=1, R=0$, Set condition

Case 4: If $S=1, R=1$, Invalid condition
 $Q = \bar{Q}$ (Invalid)



A NOR Logic

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Set Condition: When the o/p of the circuit set to high, irrespective of previous o/p.

Reset Condition: When the o/p of the circuit set to low, irrespective of previous o/p.

- 1) If any of the i/p is high then o/p is low.
- 2) If any of the i/p is low, then the o/p is the complement of 2nd input.

Introduction to Sequential Logic Circuits



SR Latch (NAND)

Truth table

	S	R	Q	\bar{Q}
→	0	0	Q	\bar{Q}
→	0	1	0	1
→	1	0	1	0
→	1	1	—	—

No change (Memory)
Reset
Set
Invalid

Invalid
Set
Reset
No change



NAND logic

A	B	Y	
0	0	1	
0	1	1	
1	0	1	
1	1	0	

- 1) If any of the i/p low the o/p will be high
- 2) If any of the i/p high the o/p will be the complement of 2nd i/p.

Introduction to Sequential Logic Circuits

Gate SR Latch (NAND)

Truth Table *flip flo*

E	S	R	Q	\bar{Q}
0	X	X	Q	\bar{Q}
1	0	0	Q	\bar{Q}
1	0	1	0	1
1	1	0	1	0
1	1	1	-	-


NC

NC

Reset

set

Invalid



If $E=0$, Gate SR Latch will be in no change (Memory) condition.
 If $E=1$, Gate SR Latch will work as SR Latch.

Introduction to Sequential Logic Circuits

Flip Flop or Latch

Difference in flip flop or latch


⇒ $\left. \begin{array}{l} -Ve \text{ level trigger} \\ +Ve \text{ level trigger} \end{array} \right\}$ It is a latch

$\left. \begin{array}{l} +Ve \text{ edge trigger} \\ -Ve \text{ edge trigger} \end{array} \right\}$ It is a flip flop.

⇒ Enable signal/output/Plen It is a latch

Clock signal/output/Plen. It is a flip flop.

Random char-
by user



Introduction to Sequential Logic Circuits

SR Flip Flop

Truth Table

C	S	R	Q_n	\bar{Q}_n
0	X	X	Q	\bar{Q}
1	0	0	Q	\bar{Q}
1	0	1	0	1
1	1	0	1	0
1	1	1	-	-

Excitation Table

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

with active clock
Characteristic Table

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

