

# ECE213: Digital Electronics



Ajmer Singh




9988921373



ajmer.17381@lpu.co.in

1



# The Course Contents

## Unit V


Sequential Logic Circuits Applications : Registers:

Operation of all basic Shift Registers, Counters:

Design of Asynchronous and Synchronous counters,

Ring counter and Johnson ring counter

8 FF  
8-bit  
16-bit  
32-bit




# Sequential Logic Circuits Applications

## Counters

↳ Asynchronous (Different clocks for diff FF)

↳ Synchronous (same clock for each FF)



★ Counter classification based on application

→ UP Counter

→ Down Counter

→ Up/down Counter

→ Even Counter

→ Odd Counter

→ Random Counter

→ MOD Counter

up  
0  
1  
2  
3  
4  
5  
6  
7  
...

Q: To design n-bit Counter  
How many flip flop  
required  
A: n



# Sequential Logic Circuits Applications

## Counters

3-bit

000
001
010
011
100
101
110
111

S.NO	Synchronous Counter	Asynchronous Counter
1	In synchronous counter, all flip flops are triggered with <u>same clock simultaneously</u> .	In asynchronous counter, different flip flops are triggered with <u>different clock</u> , not simultaneously.
2	Synchronous Counter is <u>faster</u> than asynchronous counter in operation.	Asynchronous Counter is <u>slower</u> than synchronous counter in operation.
3	Synchronous Counter does not produce any <u>decoding errors</u> .	Asynchronous Counter produces <u>decoding error</u> .
4	Synchronous Counter is also called <u>Parallel Counter</u> .	Asynchronous Counter is also called <u>Serial Counter</u> .
5	Synchronous Counter designing as well implementation are <u>complex</u> due to <u>increasing the number of states</u> .	Asynchronous Counter designing as well as implementation is <u>very easy</u> .
6	Synchronous Counter will operate in any desired count <u>sequence</u> .	Asynchronous Counter will operate only in fixed count sequence (UP/DOWN).
7	Synchronous Counter examples are: Ring counter, Johnson counter.	Asynchronous Counter examples are: Ripple UP counter, Ripple DOWN counter.
8	In synchronous counter, propagation delay is <u>less</u> .	In asynchronous counter, there is high propagation delay.

# Sequential Logic Circuits Applications

## Counters ★ How to design synchronous Counts

- Step 1: Find the number of flip flop required as per the application.
- Step 2: Decide the type of FF ( $\overline{JK}$ ,  $T$ ,  $SR$ ,  $D$ ), and make the excitation table of FF.
- Step 3: Make the state diagram and state table of counter.
- Step 4: Mapping of excitation table over state table.
- Step 5: Find the Boolean exp. using K-map.
- Step 6: Draw the logic diagram.

# Sequential Logic Circuits Applications

CBA

Counters Ex Design 3-bit syn. up counter

Step 1 No. of FF = 3, name to FF A, B, C, where A is LSB.


Step 2. Type of FF: JK

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

# Sequential Logic Circuits Applications

## Counters

Step 3. State Diagram



★ State table

Present Value Next State

$Q_C$	$Q_B$	$Q_A$	$Q_C^+$	$Q_B^+$	$Q_A^+$	$J_C$	$K_C$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

Map the excitation tables

Fin  $J_C, K_C, J_B, K_B, J_A, K_A$   
is term of  $Q_C, Q_B, Q_A$

# Sequential Logic Circuits Applications

## Counters

Step 5 for JA

Q<sub>C</sub> Q<sub>B</sub> Q<sub>A</sub>

Q <sub>C</sub>	0	1	1	0
0	1	X	X	1
1	1	X	X	1

$$J_A = 1$$

Q<sub>C</sub> Q<sub>B</sub> Q<sub>A</sub>

Q <sub>C</sub>	0	1	1	0
0	X	1	1	X
1	X	1	1	X

$$K_A = 1$$

for B

Q<sub>C</sub> Q<sub>B</sub> Q<sub>A</sub>

Q <sub>C</sub>	0	1	1	0
0	0	1	X	X
1	0	1	X	X

$$J_B = Q_A$$

Q<sub>C</sub> Q<sub>B</sub> Q<sub>A</sub>

Q <sub>C</sub>	0	1	1	0
0	X	X	1	0
1	X	X	1	0

$$K_B = Q_A$$

for C

Q<sub>C</sub> Q<sub>B</sub> Q<sub>A</sub>

Q <sub>C</sub>	0	1	1	0
0	0	0	1	0
1	X	X	X	X

$$J_C = Q_B Q_A$$

Q<sub>C</sub> Q<sub>B</sub> Q<sub>A</sub>

Q <sub>C</sub>	0	1	1	0
0	X	X	X	X
1	0	0	1	0

$$K_C = Q_B Q_A$$

Note: if  $J=K$  then JF becomes TFF