
中






ECE213: Digital Electronics






🔀 ajmer, 17381 Olpu, co, in











The Course Contents


Unit V

Sequential Logic Circuits Applications: Registers:

Operation of all basic Shift Registers, Counters:

Design of Asynchronous and Synchronous counters,

Ring counter and Johnson ring counter





Sequential Logic Circuits Applications

As ple the Conne the B-FF is going to tosse et the - the edge of QA.

Sequential Logic Circuits Applications

Counters #Timm d'






Sequential Logic Circuits Applications Counters \$ 4-bit asyn up/docon. - with -ve edge trigg ff (7-ff) Note: With - the edge his ff the count seen up Counts. if the clack of next ff get connected with the output of Precin (a) Down Courter if the clock of next ff


get Connect with the complement off of


Sequential Logic Circuits Applications

We how two inputs and one off with one select input (M - mode) 10 2:1 1 Le bru the g of 2:1 Muy - 2:1 Muy - 50 To + So I, $\int chocus = \boxed{mg + m\bar{q}}$ $= \underline{m\Theta}$ of m=0 (for up count)

of m=1 (for down(out)









- A decimal number counte. 20.710w may no of sits requision decimal 0, 1, 2, 3, 7, 5, 6, 7, 8, 8) JA: 1001 4-8its PR The renge of 4-5:h 0000. A dry ff JPR (Pre set) Noti: of any of the i/pi low the off is high.