

# ECE213: Digital Electronics




Ajmer Singh



9988921373




ajmer.17381@lpu.co.in



# Introduction to Sequential Logic Circuits

## D Flip Flop/ Latch

→ Delay ←



# Truth table

C	D	Q	$\bar{Q}$
0	X	Q	$\bar{Q}$
1	0	0	1
1	1	1	0

# char. table

	D	$Q_n$	$Q_{n+1}$
A	0	0	0
B	0	1	0
C	1	0	1
D	1	1	1

# Excitation table

	$Q_n$	$Q_{n+1}$	D
A	0	0	0
C	0	1	1
B	1	0	0
D	1	1	1

# char. eq.



- To avoid the invalid state is SR  
 if  $D=0$ , then  $S=0, R=1$  is Reset  
 if  $D=1$ , then  $S=1, R=0$  is Set

# Introduction to Sequential Logic Circuits

## D Flip Flop/ Latch




# Introduction to Sequential Logic Circuits

## JK Flip Flop

# To make SR FF to JK  
following changes have to  
be in SR FF

- Change  $G_1$  and  $G_2$  to  
3-input nand gate
- provided the feedback from  
 $Q$  and  $\bar{Q}$  to  $G_2$  and  $G_1$   
respectively
- Change the I/P termed for  
SR to JK resp






JK flip flop.

# Introduction to Sequential Logic Circuits

## JK Flip Flop

# Truth table

	C	J	K	Q	$\bar{Q}$	
-	0	X	X	Q	$\bar{Q}$	NC ✓
→	1	0	0	Q	$\bar{Q}$	NC
→	1	0	1	0	1	Reset
→	1	1	0	1	0	set
→	1	1	1	$\bar{Q}$	Q	Toggle (comp) (units)



3-input NAND

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

- ✓ 1) If any 1/p is low, the off is high.
- ✓ 2) If any two 1/p are high, the off will be the complement of 3rd 1/p.

# Introduction to Sequential Logic Circuits

## JK Flip Flop # Truth table

C	J	K	Q	$\bar{Q}$
0	X	X	Q	$\bar{Q}$
1	0	0	Q	$\bar{Q}$
1	0	1	0	1
1	1	0	1	0
1	1	1	$\bar{Q}$	Q

Reset  
Set  
toggle

## # Char. table

	J	K	$Q_n$	$Q_{n+1}$
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0


## # Excitation table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

# Introduction to Sequential Logic Circuits

## JK Flip Flop

### # Timing diagram



When the JK flip flop gets toggled more than once in one clock. that is called as race around condition

How to avoid the race around condition.

- X [ i) Prop delay of FF  $> T/2$
  - ii) Edge triggering
  - iii) Master slave FF.
- In next class

next


# Introduction to Sequential Logic Circuits

T Flip Flop

→ toggle

# Truth table

C	T	Q	$\bar{Q}$	
0	X	Q	$\bar{Q}$	NC
1	0	Q	$\bar{Q}$	NC
1	1	$\bar{Q}$	Q	Toggle



# Char. table

	T	$Q_n$	$Q_{n+1}$
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

# Excite table

	$Q_n$	$Q_{n+1}$	T
0	0	0	0
2	0	1	1
3	1	0	1
1	1	1	0





# Introduction to Sequential Logic Circuits

T Flip Flop

# Timing diagram

