Sequential circuits

* The digital circuits we have learned so far (gates, multiplexer, demultiplexer, encoders, decoders) are *combinatorial* in nature, i.e., the output(s) depends only on the *present* values of the inputs and *not* on their past values.

Sequential circuits

The digital circuits we have learned so far (gates, multiplexer, demultiplexer, encoders, decoders) are *combinatorial* in nature, i.e., the output(s) depends only on the *present* values of the inputs and *not* on their past values.

* In *sequential* circuits, the "state" of the circuit is crucial in determining the output values. For a given input combination, a sequential circuit may produce different output values, depending on its previous state.

Sequential circuits

The digital circuits we have learned so far (gates, multiplexer, demultiplexer, encoders, decoders) are *combinatorial* in nature, i.e., the output(s) depends only on the *present* values of the inputs and *not* on their past values.

* In *sequential* circuits, the "state" of the circuit is crucial in determining the output values. For a given input combination, a sequential circuit may produce different output values, depending on its previous state.
* In other words, a sequential circuit has a *memory* (of its past state) whereas a combinatorial circuit has no memory.

Sequential circuits

* The digital circuits we have seen so far (gates, multiplexer, demultiplexer, encoders, decoders) are *combinatorial* in nature, i.e., the output(s) depends only on the *present* values of the inputs and *not* on their past values.
* In *sequential* circuits, the "state" of the circuit is crucial in determining the output values. For a given input combination, a sequential circuit may produce different output values, depending on its previous state.
* In other words, a sequential circuits has a *memory* (of its past state) whereas a combinatorial circuit has no memory.
* Sequential circuits (together with combinatorial circuits) make it possible to build several useful applications, such as counters, registers, arithmetic/logic unit (ALU), all the way to microprocessors.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	
0	1	
1	1	
0	0	

* A, B: inputs, X_1, X_2: outputs

NAND latch (RS latch)



A	B	X_1	X_2
1	0		
0	1		
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.

NAND latch (RS latch)



A	B	X_1	X_2
1	0		
0	1		
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1$

NAND latch (RS latch)



A	B	X_1	X_2
1	0		
0	1		
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1$

NAND latch (RS latch)



A	B	X_1	X_2
1	0		
0	1		
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A X_2} = \overline{1 \cdot 1} = 0$.

NAND latch (RS latch)



A	B	X_1	X_2
1	0		
0	1		
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A X_2} = \overline{1 \cdot 1} = 0$.

NAND latch (RS latch)



A	B	X_1	X_2
1	0	0	1
0	1		
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.

NAND latch (RS latch)



A	B	X_1	X_2
1	0	0	1
0	1		
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.

NAND latch (RS latch)



A	B	X_1	X_2
1	0	0	1
0	1	1	0
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.

NAND latch (RS latch)



A	B	X_1	X_2
1	0	0	1
0	1	1	0
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.
* Consider $A = B = 1$.

NAND latch (RS latch)



A	B	X_1	X_2
1	0	0	1
0	1	1	0
1	1		
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.
* Consider $A = B = 1$.
  $X_1 = \overline{A\,X_2} = \overline{X_2}$, $X_2 = \overline{B\,X_1} = \overline{X_1} \Rightarrow \boxed{X_1 = \overline{X_2}}$

NAND latch (RS latch)



A	B	X_1 X_2	
1	0	0	1
0	1	1	0
1	1	previous	
0	0		

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.
* Consider $A = B = 1$.
  $X_1 = \overline{A\,X_2} = \overline{X_2}$, $X_2 = \overline{B\,X_1} = \overline{X_1} \Rightarrow \boxed{X_1 = \overline{X_2}}$

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.
* Consider $A = B = 1$.
  $X_1 = \overline{A\,X_2} = \overline{X_2}$, $X_2 = \overline{B\,X_1} = \overline{X_1} \Rightarrow X_1 = \overline{X_2}$
  If $X_1 = 1$, $X_2 = 0$ previously, the circuit continues to "hold" that state.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.
* Consider $A = B = 1$.
  $X_1 = \overline{A\,X_2} = \overline{X_2}$, $X_2 = \overline{B\,X_1} = \overline{X_1} \Rightarrow X_1 = \overline{X_2}$

If $X_1 = 1$, $X_2 = 0$ previously, the circuit continues to "hold" that state.
Similarly, if $X_1 = 0$, $X_2 = 1$ previously, the circuit continues to "hold" that state.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.
* Consider $A = B = 1$.
  $X_1 = \overline{A\,X_2} = \overline{X_2}$, $X_2 = \overline{B\,X_1} = \overline{X_1} \Rightarrow X_1 = \overline{X_2}$

  If $X_1 = 1$, $X_2 = 0$ previously, the circuit continues to "hold" that state.
  Similarly, if $X_1 = 0$, $X_2 = 1$ previously, the circuit continues to "hold" that state.
  The circuit has "latched in" the previous state.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.
* Consider $A = B = 1$.
  $X_1 = \overline{A\,X_2} = \overline{X_2}$, $X_2 = \overline{B\,X_1} = \overline{X_1} \Rightarrow X_1 = \overline{X_2}$

  If $X_1 = 1$, $X_2 = 0$ previously, the circuit continues to "hold" that state.
  Similarly, if $X_1 = 0$, $X_2 = 1$ previously, the circuit continues to "hold" that state.
  The circuit has "latched in" the previous state.
* For $A = B = 0$, X_1 and X_2 are both 1. This combination of A and B is *not* allowed for reasons that will become clear later.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	1 1

* A, B: inputs, X_1, X_2: outputs
* Consider $A = 1$, $B = 0$.
  $B = 0 \Rightarrow X_2 = 1 \Rightarrow X_1 = \overline{A\,X_2} = \overline{1 \cdot 1} = 0$.
  Overall, we have $X_1 = 0$, $X_2 = 1$.
* Consider $A = 0$, $B = 1$.
  $\rightarrow X_1 = 1$, $X_2 = 0$.
* Consider $A = B = 1$.
  $X_1 = \overline{A\,X_2} = \overline{X_2}$, $X_2 = \overline{B\,X_1} = \overline{X_1} \Rightarrow X_1 = \overline{X_2}$
  If $X_1 = 1$, $X_2 = 0$ previously, the circuit continues to "hold" that state.
  Similarly, if $X_1 = 0$, $X_2 = 1$ previously, the circuit continues to "hold" that state.
  The circuit has "latched in" the previous state.
* For $A = B = 0$, X_1 and X_2 are both 1. This combination of A and B is *not* allowed for reasons that will become clear later.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	invalid

NAND latch (RS latch)



A	B	X_1	X_2
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

* The combination A = 1, B = 0 serves to *reset* X_1 to 0 (*irrespective of* the previous state of the latch).

NAND latch (RS latch)



A	B	X_1	X_2
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

* The combination A = 1, B = 0 serves to *reset* X_1 to 0 (*irrespective of* the previous state of the latch).
* The combination A = 0, B = 1 serves to *set* X_1 to 1 (*irrespective of* the previous state of the latch).

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	invalid

* The combination A = 1, B = 0 serves to *reset* X_1 to 0 (*irrespective of* the previous state of the latch).
* The combination A = 0, B = 1 serves to *set* X_1 to 1 (*irrespective of* the previous state of the latch).
* In other words,
  A = 1, B = 0 → latch gets reset to 0.
  A = 0, B = 1 → latch gets set to 1.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	invalid

* The combination A = 1, B = 0 serves to *reset* X_1 to 0 (*irrespective of* the previous state of the latch).
* The combination A = 0, B = 1 serves to *set* X_1 to 1 (*irrespective of* the previous state of the latch).
* In other words,
  A = 1, B = 0 → latch gets reset to 0.
  A = 0, B = 1 → latch gets set to 1.
* The A input is therefore called the RESET (R) input, and B is called the SET (S) input of the latch.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	invalid

* The combination A = 1, B = 0 serves to *reset* X_1 to 0 (*irrespective of* the previous state of the latch).
* The combination A = 0, B = 1 serves to *set* X_1 to 1 (*irrespective of* the previous state of the latch).
* In other words,
  A = 1, B = 0 → latch gets reset to 0.
  A = 0, B = 1 → latch gets set to 1.
* The A input is therefore called the RESET (R) input, and B is called the SET (S) input of the latch.
* X_1 is denoted by Q, and X_2 (which is X_1 in all cases except for A = B = 0) is denoted by $\overline{Q}$.

NAND latch (RS latch)



A	B	X_1 X_2
1	0	0 1
0	1	1 0
1	1	previous
0	0	invalid



R	S	Q $\overline{Q}$
1	0	0 1
0	1	1 0
1	1	previous
0	0	invalid

* The combination A = 1, B = 0 serves to *reset* X_1 to 0 (*irrespective of* the previous state of the latch).
* The combination A = 0, B = 1 serves to *set* X_1 to 1 (*irrespective of* the previous state of the latch).
* In other words,
  A = 1, B = 0 → latch gets reset to 0.
  A = 0, B = 1 → latch gets set to 1.
* The A input is therefore called the RESET (R) input, and B is called the SET (S) input of the latch.
* X_1 is denoted by Q, and X_2 (which is X_1 in all cases except for A = B = 0) is denoted by $\overline{Q}$.

NAND latch (RS latch)



R	S	Q	Q̄
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



NAND latch (RS latch)



R	S	Q	Q̄
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



* Up to $t = t_1$, $R = 0$, $S = 1 \rightarrow Q = 1$.

NAND latch (RS latch)



R	S	Q	Q̄
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



* Up to $t = t_1$, $R = 0$, $S = 1 \rightarrow Q = 1$.
* At $t = t_1$, R goes high $\rightarrow$ $R = S = 1$, and the latch holds its previous state
  $\rightarrow$ no change at the output.

NAND latch (RS latch)



R	S	Q	Q̄
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



* Up to $t = t_1$, $R = 0$, $S = 1 \rightarrow Q = 1$.
* At $t = t_1$, R goes high $\rightarrow$ $R = S = 1$, and the latch holds its previous state
  $\rightarrow$ no change at the output.
* At $t = t_2$, S goes low $\rightarrow$ $R = 1$, $S = 0 \rightarrow Q = 0$.

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



* Up to $t = t_1$, $R = 0$, $S = 1 \rightarrow Q = 1$.
* At $t = t_1$, R goes high $\rightarrow$ $R = S = 1$, and the latch holds its previous state
  $\rightarrow$ no change at the output.
* At $t = t_2$, S goes low $\rightarrow$ $R = 1$, $S = 0 \rightarrow Q = 0$.
* At $t = t_3$, S goes high $\rightarrow$ $R = S = 1$, and the latch holds its previous state
  $\rightarrow$ no change at the output.

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Why not allow $R = S = 0$?

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Why not allow $R = S = 0$?

- It makes $Q = \overline{Q} = 1$, i.e., Q and $\overline{Q}$ are not inverse of each other any more.

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Why not allow $R = S = 0$?

- It makes $Q = \overline{Q} = 1$, i.e., Q and $\overline{Q}$ are not inverse of each other any more.
- More importantly, when R and S both become 1 simultaneously (starting from $R = S = 0$), the final outputs Q and $\overline{Q}$ cannot be uniquely determined. We could have $Q = 0$, $\overline{Q} = 1$ or $Q = 1$, $\overline{Q} = 0$, depending on the delays associated with the two NAND gates.

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Why not allow $R = S = 0$?

- It makes $Q = \overline{Q} = 1$, i.e., Q and $\overline{Q}$ are not inverse of each other any more.
- More importantly, when R and S both become 1 simultaneously (starting from $R = S = 0$), the final outputs Q and $\overline{Q}$ cannot be uniquely determined. We could have $Q = 0$, $\overline{Q} = 1$ or $Q = 1$, $\overline{Q} = 0$, depending on the delays associated with the two NAND gates.

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Why not allow $R = S = 0$?

- It makes $Q = \overline{Q} = 1$, i.e., Q and $\overline{Q}$ are not inverse of each other any more.
- More importantly, when R and S both become 1 simultaneously (starting from $R = S = 0$), the final outputs Q and $\overline{Q}$ cannot be uniquely determined. We could have $Q = 0$, $\overline{Q} = 1$ or $Q = 1$, $\overline{Q} = 0$, depending on the delays associated with the two NAND gates.

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Why not allow $R = S = 0$?

- It makes $Q = \overline{Q} = 1$, i.e., Q and $\overline{Q}$ are not inverse of each other any more.
- More importantly, when R and S both become 1 simultaneously (starting from $R = S = 0$), the final outputs Q and $\overline{Q}$ cannot be uniquely determined. We could have $Q = 0$, $\overline{Q} = 1$ or $Q = 1$, $\overline{Q} = 0$, depending on the delays associated with the two NAND gates.

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Why not allow $R = S = 0$?

- It makes $Q = \overline{Q} = 1$, i.e., Q and $\overline{Q}$ are not inverse of each other any more.
- More importantly, when R and S both become 1 simultaneously (starting from $R = S = 0$), the final outputs Q and $\overline{Q}$ cannot be uniquely determined. We could have $Q = 0$, $\overline{Q} = 1$ or $Q = 1$, $\overline{Q} = 0$, depending on the delays associated with the two NAND gates.

NAND latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Why not allow $R = S = 0$?

- It makes $Q = \overline{Q} = 1$, i.e., Q and $\overline{Q}$ are not inverse of each other any more.
- More importantly, when R and S both become 1 simultaneously (starting from $R = S = 0$), the final outputs Q and $\overline{Q}$ cannot be uniquely determined. We could have $Q = 0$, $\overline{Q} = 1$ or $Q = 1$, $\overline{Q} = 0$, depending on the delays associated with the two NAND gates.

NOR latch (RS latch)



R	S	Q	Q̄
1	0	0	1
0	1	1	0
0	0	previous	
1	1	invalid	

NOR latch (RS latch)



R	S	Q	Q̄
1	0	0	1
0	1	1	0
0	0	previous	
1	1	invalid	

* The NOR latch is similar to the NAND latch:
When $R = 1$, $S = 0$, the latch gets *reset* to $Q = 0$.
When $R = 0$, $S = 1$, the latch gets *set* to $Q = 1$.

NOR latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
0	0	previous	
1	1	invalid	

* The NOR latch is similar to the NAND latch:
  When $R = 1$, $S = 0$, the latch gets *reset* to $Q = 0$.
  When $R = 0$, $S = 1$, the latch gets *set* to $Q = 1$.
* For $R = S = 0$, the latch retains its previous state (i.e., the previous values of Q and $\overline{Q}$).

NOR latch (RS latch)



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
0	0	previous	
1	1	invalid	

* The NOR latch is similar to the NAND latch:
  When $R = 1$, $S = 0$, the latch gets *reset* to $Q = 0$.
  When $R = 0$, $S = 1$, the latch gets *set* to $Q = 1$.
* For $R = S = 0$, the latch retains its previous state (i.e., the previous values of Q and $\overline{Q}$).

* $R = S = 1$ is not allowed for reasons similar to those discussed in the context of the NAND latch.

Comparison of NAND and NOR latches



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
0	0	previous	
1	1	invalid	

NAND latch: alternative node names



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

NAND latch: alternative node names



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Active low input nodes:



$\overline{S}$	$\overline{R}$	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Chatter (bouncing) due to a mechanical switch



Chatter (bouncing) due to a mechanical switch



* When the switch is thrown from A to B, V_o is expected to go from 0 V to V_s (say, 5 V).

Chatter (bouncing) due to a mechanical switch



* When the switch is thrown from A to B, V_o is expected to go from 0 V to V_s (say, 5 V).

Chatter (bouncing) due to a mechanical switch



* When the switch is thrown from A to B, V_o is expected to go from 0 V to V_S (say, 5 V).
* However, mechanical switches suffer from "chatter" or "bouncing," i.e., the transition from A to B is not a single, clean one. As a result, V_o oscillates between 0 V and 5 V before settling to its final value (5 V).

Chatter (bouncing) due to a mechanical switch



* When the switch is thrown from A to B, V_o is expected to go from 0 V to V_S (say, 5 V).
* However, mechanical switches suffer from "chatter" or "bouncing," i.e., the transition from A to B is not a single, clean one. As a result, V_o oscillates between 0 V and 5 V before settling to its final value (5 V).

Chatter (bouncing) due to a mechanical switch



* When the switch is thrown from A to B, V_o is expected to go from 0 V to V_S (say, 5 V).
* However, mechanical switches suffer from "chatter" or "bouncing," i.e., the transition from A to B is not a single, clean one. As a result, V_o oscillates between 0 V and 5 V before settling to its final value (5 V).
* In some applications, this chatter can cause malfunction → need a way to remove the chatter.

Chatter (bouncing) due to a mechanical switch



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



Chatter (bouncing) due to a mechanical switch



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



* Because of the chatter, the *S* and *R* inputs may have multiple transitions when the switch is thrown from A to B.

Chatter (bouncing) due to a mechanical switch



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	



* Because of the chatter, the *S* and *R* inputs may have multiple transitions when the switch is thrown from A to B.
* However, for $S = R = 1$, the previous value of *Q* is retained, causing a *single* transition in *Q*, as desired.

The “clock”

* Complex digital circuits are generally designed for *synchronous* operation, i.e., transitions in the various signals are synchronised with the *clock*.

The “clock”

* Complex digital circuits are generally designed for *synchronous* operation, i.e., transitions in the various signals are synchronised with the *clock*.

* Synchronous circuits are easier to design and troubleshoot because the voltages at the nodes (both output nodes and internal nodes) can change only at specific times.

The “clock”

* Complex digital circuits are generally designed for *synchronous* operation, i.e., transitions in the various signals are synchronised with the *clock*.
* Synchronous circuits are easier to design and troubleshoot because the voltages at the nodes (both output nodes and internal nodes) can change only at specific times.
* A clock is a periodic signal, with a positive-going transition and a negative-going transition.

The “clock”

* Complex digital circuits are generally designed for *synchronous* operation, i.e., transitions in the various signals are synchronised with the *clock*.
* Synchronous circuits are easier to design and troubleshoot because the voltages at the nodes (both output nodes and internal nodes) can change only at specific times.
* A clock is a periodic signal, with a positive-going transition and a negative-going transition.

* The clock frequency determines the overall speed of the circuit. For example, a processor that operates with a 1 GHz clock is 10 times faster than one that operates with a 100 MHz clock.

The “clock”

* Complex digital circuits are generally designed for *synchronous* operation, i.e., transitions in the various signals are synchronised with the *clock*.
* Synchronous circuits are easier to design and troubleshoot because the voltages at the nodes (both output nodes and internal nodes) can change only at specific times.
* A clock is a periodic signal, with a positive-going transition and a negative-going transition.

* The clock frequency determines the overall speed of the circuit. For example, a processor that operates with a 1 GHz clock is 10 times faster than one that operates with a 100 MHz clock.
  Intel 80286 (IBM PC-AT): 6 MHz
  Modern CPU chips: 2 to 3 GHz.

Clocked RS latch



Clocked RS latch

CLK	R	S	Q	$\overline{Q}$
0	X	X	previous	
1	1	0	0	1
1	0	1	1	0
1	0	0	previous	
1	1	1	invalid	



NAND RS latch

A	B	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Clocked RS latch



Clocked RS latch

CLK	R	S	Q	$\overline{Q}$
0	X	X	previous	
1	1	0	0	1
1	0	1	1	0
1	0	0	previous	
1	1	1	invalid	



NAND RS latch

A	B	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

* When clock is inactive (0), $A = B = 1$, and the latch holds the previous state.

Clocked RS latch



Clocked RS latch

CLK	R	S	Q	$\overline{Q}$
0	X	X	previous	
1	1	0	0	1
1	0	1	1	0
1	0	0	previous	
1	1	1	invalid	



NAND RS latch

A	B	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

* When clock is inactive (0), $A = B = 1$, and the latch holds the previous state.
* When clock is active (1), $A = \overline{S}$, $B = \overline{R}$. Using the truth table for the NAND RS latch (right), we can construct the truth table for the clocked RS latch.

Clocked RS latch



Clocked RS latch

CLK	R	S	Q	$\overline{Q}$
0	X	X	previous	
1	1	0	0	1
1	0	1	1	0
1	0	0	previous	
1	1	1	invalid	



NAND RS latch

A	B	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

* When clock is inactive (0), $A = B = 1$, and the latch holds the previous state.
* When clock is active (1), $A = \overline{S}$, $B = \overline{R}$. Using the truth table for the NAND RS latch (right), we can construct the truth table for the clocked RS latch.
* Note that the above table is sensitive to the *level* of the clock (i.e., whether CLK is 0 or 1).

Clocked RS latch



CLK	R	S	Q	$\overline{Q}$
0	X	X	previous	
1	1	0	0	1
1	0	1	1	0
1	0	0	previous	
1	1	1	invalid	



Edge-triggered flip-flops

* The clocked RS latch seen previously is *level-sensitive*, i.e., if the clock is active (CLK = 1), the flip-flop output is allowed to change, depending on the R and S inputs.

Edge-triggered flip-flops

* The clocked RS latch seen previously is *level-sensitive*, i.e., if the clock is active (CLK = 1), the flip-flop output is allowed to change, depending on the R and S inputs.
* In an *edge-sensitive* flip-flop, the output can change only at the active clock *edge* (i.e., CLK transition from 0 to 1 or from 1 to 0).

Edge-triggered flip-flops

* The clocked RS latch seen previously is *level-sensitive*, i.e., if the clock is active (CLK = 1), the flip-flop output is allowed to change, depending on the R and S inputs.
* In an *edge-sensitive* flip-flop, the output can change only at the active clock *edge* (i.e., CLK transition from 0 to 1 or from 1 to 0).
* Edge-sensitive flip-flops are denoted by the following symbols:



positive edge−triggered flip−flop | negative edge−triggered flip−flop

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



* When CLK = 0, we have R = S = 1, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)

Truth table for JK flip−flop

* When CLK = 0, we have R = S = 1, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)

Truth table for JK flip−flop

* When CLK = 0, we have R = S = 1, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.
* When CLK = 1:

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)

Truth table for JK flip−flop

* When CLK = 0, we have R = S = 1, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.
* When CLK = 1:
  - $J = K = 0 \rightarrow R = S = 1$, RS latch holds previous Q, i.e., $Q_{n+1} = Q_n$, where n denotes the nth clock pulse (This notation will become clear shortly).

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	$Q(Q_{n+1})$
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)

Truth table for JK flip−flop

* When CLK = 0, we have R = S = 1, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.
* When CLK = 1:
  - $J = K = 0 \rightarrow R = S = 1$, RS latch holds previous Q, i.e., $Q_{n+1} = Q_n$, where n denotes the nth clock pulse (This notation will become clear shortly).

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	$Q(Q_{n+1})$
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)

Truth table for JK flip−flop

* When CLK = 0, we have R = S = 1, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.
* When CLK = 1:
  - $J = K = 0 \rightarrow R = S = 1$, RS latch holds previous Q, i.e., $Q_{n+1} = Q_n$, where n denotes the nth clock pulse (This notation will become clear shortly).
  - $J = 0$, $K = 1 \rightarrow R = 1$, $S = \overline{Q_n}$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)

Truth table for JK flip−flop

* When CLK = 0, we have R = S = 1, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.
* When CLK = 1:
  - $J = K = 0 \rightarrow R = S = 1$, RS latch holds previous Q, i.e., $Q_{n+1} = Q_n$, where n denotes the nth clock pulse (This notation will become clear shortly).
  - $J = 0$, $K = 1 \rightarrow R = 1$, $S = \overline{Q_n}$.
    Case (i): $Q_n = 0 \rightarrow S = 1$ (i.e., $R = S = 1$) $\rightarrow Q_{n+1} = Q_n = 0$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)

Truth table for JK flip−flop

* When CLK = 0, we have R = S = 1, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.
* When CLK = 1:
  - $J = K = 0 \rightarrow R = S = 1$, RS latch holds previous Q, i.e., $Q_{n+1} = Q_n$, where n denotes the nth clock pulse (This notation will become clear shortly).
  - $J = 0$, $K = 1 \rightarrow R = 1$, $S = \overline{Q_n}$.
    Case (i): $Q_n = 0 \rightarrow S = 1$ (i.e., $R = S = 1$) $\rightarrow Q_{n+1} = Q_n = 0$.
    Case (ii): $Q_n = 1 \rightarrow S = 0$ (i.e., $R = 1$, $S = 0$) $\rightarrow Q_{n+1} = 0$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)

Truth table for JK flip−flop

* When CLK = 0, we have $R = S = 1$, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.
* When CLK = 1:
  - $J = K = 0 \rightarrow R = S = 1$, RS latch holds previous Q, i.e., $Q_{n+1} = Q_n$, where n denotes the nth clock pulse (This notation will become clear shortly).
  - $J = 0, K = 1 \rightarrow R = 1, S = \overline{Q_n}$.
    Case (i): $Q_n = 0 \rightarrow S = 1$ (i.e., $R = S = 1$) $\rightarrow Q_{n+1} = Q_n = 0$.
    Case (ii): $Q_n = 1 \rightarrow S = 0$ (i.e., $R = 1, S = 0$) $\rightarrow Q_{n+1} = 0$.
    In either case, $Q_{n+1} = 0 \rightarrow$ For $J = 0, K = 1, Q_{n+1} = 0$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0

Truth table for JK flip−flop

* When CLK = 0, we have $R = S = 1$, and the RS latch holds the previous Q. In other words, nothing happens as long as CLK = 0.
* When CLK = 1:
  - $J = K = 0 \rightarrow R = S = 1$, RS latch holds previous Q, i.e., $Q_{n+1} = Q_n$, where n denotes the nth clock pulse (This notation will become clear shortly).
  - $J = 0, K = 1 \rightarrow R = 1, S = \overline{Q_n}$.
    Case (i): $Q_n = 0 \rightarrow S = 1$ (i.e., $R = S = 1$) $\rightarrow Q_{n+1} = Q_n = 0$.
    Case (ii): $Q_n = 1 \rightarrow S = 0$ (i.e., $R = 1, S = 0$) $\rightarrow Q_{n+1} = 0$.
    In either case, $Q_{n+1} = 0 \rightarrow$ For $J = 0, K = 1, Q_{n+1} = 0$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	$Q(Q_{n+1})$
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0

Truth table for JK flip−flop

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	$Q(Q_{n+1})$
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	$Q(Q_{n+1})$
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	$Q(Q_{n+1})$
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$ (i.e., $R = 1$, $S = 1$) $\rightarrow Q_{n+1} = Q_n = 1$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$ (i.e., $R = 1$, $S = 1$) $\rightarrow Q_{n+1} = Q_n = 1$.
  $\rightarrow$ For $J = 1$, $K = 0$, $Q_{n+1} = 1$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$ (i.e., $R = 1$, $S = 1$) $\rightarrow Q_{n+1} = Q_n = 1$.
  $\rightarrow$ For $J = 1$, $K = 0$, $Q_{n+1} = 1$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	$Q(Q_{n+1})$
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$ (i.e., $R = 1$, $S = 1$) $\rightarrow Q_{n+1} = Q_n = 1$.
  $\rightarrow$ For $J = 1$, $K = 0$, $Q_{n+1} = 1$.
- Consider $J = 1$, $K = 1 \rightarrow R = Q_n$, $S = Q_n$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	$Q(Q_{n+1})$
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$ (i.e., $R = 1$, $S = 1$) $\rightarrow Q_{n+1} = Q_n = 1$.
  $\rightarrow$ For $J = 1$, $K = 0$, $Q_{n+1} = 1$.
- Consider $J = 1$, $K = 1 \rightarrow R = Q_n$, $S = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$, $S = 1 \rightarrow Q_{n+1} = 1$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$ (i.e., $R = 1$, $S = 1$) $\rightarrow Q_{n+1} = Q_n = 1$.
  $\rightarrow$ For $J = 1$, $K = 0$, $Q_{n+1} = 1$.
- Consider $J = 1$, $K = 1 \rightarrow R = Q_n$, $S = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$, $S = 1 \rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$, $S = 0 \rightarrow Q_{n+1} = 0$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$ (i.e., $R = 1$, $S = 1$) $\rightarrow Q_{n+1} = Q_n = 1$.
  $\rightarrow$ For $J = 1$, $K = 0$, $Q_{n+1} = 1$.
- Consider $J = 1$, $K = 1 \rightarrow R = Q_n$, $S = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$, $S = 1 \rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$, $S = 0 \rightarrow Q_{n+1} = 0$.

JK flip-flop: introduction

R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
1	1	previous	
0	0	invalid	

Truth table for RS latch



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1
1	1	1	toggles (Q_n)

Truth table for JK flip−flop

* When CLK = 1:

- Consider $J = 1$, $K = 0 \rightarrow S = 1$, $R = \overline{\overline{Q_n}} = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$ (i.e., $R = 0$, $S = 1$) $\rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$ (i.e., $R = 1$, $S = 1$) $\rightarrow Q_{n+1} = Q_n = 1$.
  $\rightarrow$ For $J = 1$, $K = 0$, $Q_{n+1} = 1$.
- Consider $J = 1$, $K = 1 \rightarrow R = Q_n$, $S = Q_n$.
  Case (i): $Q_n = 0 \rightarrow R = 0$, $S = 1 \rightarrow Q_{n+1} = 1$.
  Case (ii): $Q_n = 1 \rightarrow R = 1$, $S = 0 \rightarrow Q_{n+1} = 0$.
  $\rightarrow$ For $J = 1$, $K = 1$, $Q_{n+1} = \overline{Q_n}$.

JK flip-flop: introduction



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1
1	1	1	toggles (Q_n)

Truth table for JK flip−flop

Consider $J = K = 1$ and CLK = 1.

JK flip-flop: introduction



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1
1	1	1	toggles (Q_n)

Truth table for JK flip−flop

Consider $J = K = 1$ and CLK = 1.

As long as CLK = 1, Q will keep toggling! (The frequency will depend on the delay values of the various gates).

JK flip-flop: introduction



CLK	J	K	Q (Q_{n+1})
0	X	X	previous (Q_n)
1	0	0	previous (Q_n)
1	0	1	0
1	1	0	1
1	1	1	toggles (Q_n)

Truth table for JK flip−flop

Consider $J = K = 1$ and CLK = 1.

As long as CLK = 1, Q will keep toggling! (The frequency will depend on the delay values of the various gates).

→ Use the "Master-slave" configuration.

JK flip-flop (Master-Slave)



JK flip-flop (Master-Slave)



* When CLK goes high, only the first latch is affected; the second latch retains its previous value (because $\overline{CLK} = 0 \rightarrow R_2 = S_2 = 1$).

JK flip-flop (Master-Slave)



* When CLK goes high, only the first latch is affected; the second latch retains its previous value (because $\overline{CLK} = 0 \rightarrow R_2 = S_2 = 1$).
* When CLK goes low, the output of the first latch (Q_1) is retained (since $R_1 = S_1 = 1$), and Q_1 can now affect Q.

JK flip-flop (Master-Slave)



* When CLK goes high, only the first latch is affected; the second latch retains its previous value (because $\overline{CLK} = 0 \rightarrow R_2 = S_2 = 1$).
* When CLK goes low, the output of the first latch (Q_1) is retained (since $R_1 = S_1 = 1$), and Q_1 can now affect Q.
* In other words, the effect of any changes in J and K appears at the output Q only when CLK makes a transition from 1 to 0.
  This is therefore a negative edge-triggered flip-flop.

JK flip-flop (Master-Slave)



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

* When CLK goes high, only the first latch is affected; the second latch retains its previous value (because $\overline{CLK} = 0 \rightarrow R_2 = S_2 = 1$).
* When CLK goes low, the output of the first latch (Q_1) is retained (since $R_1 = S_1 = 1$), and Q_1 can now affect Q.
* In other words, the effect of any changes in J and K appears at the output Q only when CLK makes a transition from 1 to 0.
  This is therefore a negative edge-triggered flip-flop.

JK flip-flop (Master-Slave)



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

* When CLK goes high, only the first latch is affected; the second latch retains its previous value (because $\overline{CLK} = 0 \rightarrow R_2 = S_2 = 1$).
* When CLK goes low, the output of the first latch (Q_1) is retained (since $R_1 = S_1 = 1$), and Q_1 can now affect Q.
* In other words, the effect of any changes in J and K appears at the output Q only when CLK makes a transition from 1 to 0.
  This is therefore a negative edge-triggered flip-flop.
* Note that the JK flip-flop allows all four input combinations.

JK flip-flop (Master-Slave)





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

JK flip-flop (Master-Slave)





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

JK flip-flop (Master-Slave)



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$



JK flip-flop (Master-Slave)



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$



JK flip-flop (Master-Slave)



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$



JK flip-flop (Master-Slave)



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$



JK flip-flop (Master-Slave)





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

JK flip-flop (Master-Slave)





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

JK flip-flop (Master-Slave)





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

JK flip-flop



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

positive edge−triggered JK flip−flop



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

negative edge−triggered JK flip−flop

JK flip-flop



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

positive edge−triggered JK flip−flop



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

negative edge−triggered JK flip−flop

* Both negative (e.g., 74ALS112A, CD54ACT112) and positive (e.g., 74ALS109A, CD4027) edge-triggered JK flip-flops are available as ICs.

JK flip-flop





Consider a negative edge-triggered JK flip-flop.

JK flip-flop



Consider a negative edge-triggered JK flip-flop.

* As seen earlier, when CLK is high (i.e., $t_{1A} < t < t_{1B}$, etc.), the input J and K determine the Master latch output Q_1.
  During this time, *no change* is visible at the flip-flop output Q.

JK flip-flop



Consider a negative edge-triggered JK flip-flop.

* As seen earlier, when CLK is high (i.e., $t_{1A} < t < t_{1B}$, etc.), the input J and K determine the Master latch output Q_1.
  During this time, *no change* is visible at the flip-flop output Q.

* When the clock goes low, the Slave flip-flop becomes active, making it possible for Q to change.

JK flip-flop



Consider a negative edge-triggered JK flip-flop.

* As seen earlier, when CLK is high (i.e., $t_{1A} < t < t_{1B}$, etc.), the input *J* and *K* determine the Master latch output Q_1.
  During this time, *no change* is visible at the flip-flop output *Q*.
* When the clock goes low, the Slave flip-flop becomes active, making it possible for *Q* to change.
* In short, although the flip-flop output *Q* can only change *after* the active edge, (t_{1B} , t_{2B} , etc.), the new *Q* value is determined by *J* and *K* values just *before* the active edge.

JK flip-flop



Consider a negative edge-triggered JK flip-flop.

* As seen earlier, when CLK is high (i.e., $t_{1A} < t < t_{1B}$, etc.), the input *J* and *K* determine the Master latch output Q_1.
  During this time, *no change* is visible at the flip-flop output *Q*.
* When the clock goes low, the Slave flip-flop becomes active, making it possible for *Q* to change.
* In short, although the flip-flop output *Q* can only change *after* the active edge, (t_{1B} , t_{2B} , etc.), the new *Q* value is determined by *J* and *K* values just *before* the active edge.
  This is a very important point!

JK flip-flop



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

positive edge−triggered JK flip−flop



JK flip-flop



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

positive edge−triggered JK flip−flop





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

negative edge−triggered JK flip−flop



JK flip-flop

$J_1 = K_1 = 1$. Assume $Q_1 = Q_2 = 0$ initially.





CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

JK flip-flop

$J_1 = K_1 = 1$. Assume $Q_1 = Q_2 = 0$ initially.





CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

* Since $J_1 = K_1 = 1$, Q_1 toggles after every active clock edge.

JK flip-flop

$J_1 = K_1 = 1$. Assume $Q_1 = Q_2 = 0$ initially.





CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

* Since $J_1 = K_1 = 1$, Q_1 toggles after every active clock edge.

JK flip-flop

$J_1 = K_1 = 1$. Assume $Q_1 = Q_2 = 0$ initially.





CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

* Since $J_1 = K_1 = 1$, Q_1 toggles after every active clock edge.
* $J_2 = Q_1$, $K_2 = \overline{Q_1}$. We need to look at J_2 and K_2 values *just before* the active edge, to determine the next value of Q_2.

JK flip-flop

$J_1 = K_1 = 1$. Assume $Q_1 = Q_2 = 0$ initially.





CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

* Since $J_1 = K_1 = 1$, Q_1 toggles after every active clock edge.
* $J_2 = Q_1$, $K_2 = \overline{Q_1}$. We need to look at J_2 and K_2 values *just before* the active edge, to determine the next value of Q_2. It
* is convenient to construct a table listing J_2 and K_2 to figure out the next Q_2 value.

JK flip-flop

$J_1 = K_1 = 1$. Assume $Q_1 = Q_2 = 0$ initially.





CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

t	$J_2 (t = t_k^-)$	$K_2 (t = t_k^-)$	$Q_2 (t = t_k^+)$
t_1	0	1	0
t_2	1	0	1
t_3	0	1	0
t_4	1	0	1
t_5	0	1	0

* Since $J_1 = K_1 = 1$, Q_1 toggles after every active clock edge.
* $J_2 = Q_1$, $K_2 = \overline{Q_1}$. We need to look at J_2 and K_2 values *just before* the active edge, to determine the next value of Q_2. It
* is convenient to construct a table listing J_2 and K_2 to figure out the next Q_2 value.

JK flip-flop

$J_1 = K_1 = 1$. Assume $Q_1 = Q_2 = 0$ initially.



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$



t	$J_2 (t = t^-_k)$	$K_2 (t = t^-_k)$	$Q_2 (t = t^+_k)$
t_1	0	1	0
t_2	1	0	1
t_3	0	1	0
t_4	1	0	1
t_5	0	1	0

* Since $J_1 = K_1 = 1$, Q_1 toggles after every active clock edge.
* $J_2 = Q_1$, $K_2 = \overline{Q_1}$. We need to look at J_2 and K_2 values *just before* the active edge, to determine the next value of Q_2.
* It is convenient to construct a table listing J_2 and K_2 to figure out the next Q_2 value.



CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-								t_k^+		
t	Q_0	Q_1	Q_2	J_0	K_0	J_1	K_1	J_2	K_2	Q_0	Q_1	Q_2
t_1	0	0	0	1	0	1	1	0	1			
t_2												
t_3												
t_4												
t_5												





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-								t_k^+		
t	Q_0	Q_1	Q_2	J_0	K_0	J_1	K_1	J_2	K_2	Q_0	Q_1	Q_2
t_1	0	0	0	1	0	1	1	0	1	1	1	0
t_2												
t_3												
t_4												
t_5												





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-				t_k^+
t	$Q_0\,Q_1\,Q_2$	$J_0\,K_0$	$J_1\,K_1$	$J_2\,K_2$	$Q_0\,Q_1\,Q_2$
t_1	0 0 0	1 0	1 1	0 1	1 1 0
t_2	1 1 0	1 0	0 0	1 0	
t_3					
t_4					
t_5					





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-				t_k^+
t	$Q_0\,Q_1\,Q_2$	$J_0\,K_0$	$J_1\,K_1$	$J_2\,K_2$	$Q_0\,Q_1\,Q_2$
t_1	0 0 0	1 0	1 1	0 1	1 1 0
t_2	1 1 0	1 0	0 0	1 0	1 1 1
t_3					
t_4					
t_5					





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-								t_k^+		
t	Q_0	Q_1	Q_2	J_0	K_0	J_1	K_1	J_2	K_2	Q_0	Q_1	Q_2
t_1	0	0	0	1	0	1	1	0	1	1	1	0
t_2	1	1	0	1	0	0	0	1	0	1	1	1
t_3	1	1	1	1	1	0	0	1	0			
t_4												
t_5												





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-								t_k^+		
t	Q_0	Q_1	Q_2	J_0	K_0	J_1	K_1	J_2	K_2	Q_0	Q_1	Q_2
t_1	0	0	0	1	0	1	1	0	1	1	1	0
t_2	1	1	0	1	0	0	0	1	0	1	1	1
t_3	1	1	1	1	1	0	0	1	0	0	1	1
t_4												
t_5												





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-								t_k^+		
t	Q_0	Q_1	Q_2	J_0	K_0	J_1	K_1	J_2	K_2	Q_0	Q_1	Q_2
t_1	0	0	0	1	0	1	1	0	1	1	1	0
t_2	1	1	0	1	0	0	0	1	0	1	1	1
t_3	1	1	1	1	1	0	0	1	0	0	1	1
t_4	0	1	1	1	1	1	1	0	0			
t_5												





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-						t_k^+		
t	Q_0	Q_1	Q_2	J_0	K_0	J_1	K_1	J_2	K_2	Q_0	Q_1	Q_2
t_1	0	0	0	1	0	1	1	0	1	1	1	0
t_2	1	1	0	1	0	0	0	1	0	1	1	1
t_3	1	1	1	1	1	0	0	1	0	0	1	1
t_4	0	1	1	1	1	1	1	0	0	1	0	1
t_5												





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-				t_k^+
t	$Q_0\,Q_1\,Q_2$	$J_0\,K_0$	$J_1\,K_1$	$J_2\,K_2$	$Q_0\,Q_1\,Q_2$
t_1	0 0 0	1 0	1 1	0 1	1 1 0
t_2	1 1 0	1 0	0 0	1 0	1 1 1
t_3	1 1 1	1 1	0 0	1 0	0 1 1
t_4	0 1 1	1 1	1 1	0 0	1 0 1
t_5	1 0 1	1 1	0 0	1 1	





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-				t_k^+
t	$Q_0\,Q_1\,Q_2$	$J_0\,K_0$	$J_1\,K_1$	$J_2\,K_2$	$Q_0\,Q_1\,Q_2$
t_1	0 0 0	1 0	1 1	0 1	1 1 0
t_2	1 1 0	1 0	0 0	1 0	1 1 1
t_3	1 1 1	1 1	0 0	1 0	0 1 1
t_4	0 1 1	1 1	1 1	0 0	1 0 1
t_5	1 0 1	1 1	0 0	1 1	0 0 0





CLK	J	K	Q_{n+1}
↓	0	0	Q_n
↓	0	1	0
↓	1	0	1
↓	1	1	$\overline{Q_n}$

	t_k^-				t_k^+
t	Q_0 Q_1 Q_2	J_0 K_0	J_1 K_1	J_2 K_2	Q_0 Q_1 Q_2
t_1	0 0 0	1 0	1 1	0 1	1 1 0
t_2	1 1 0	1 0	0 0	1 0	1 1 1
t_3	1 1 1	1 1	0 0	1 0	0 1 1
t_4	0 1 1	1 1	1 1	0 0	1 0 1
t_5	1 0 1	1 1	0 0	1 1	0 0 0



JK flip-flop: asynchronous inputs



S_d	R_d	CLK	J	K	Q_{n+1}
0	1	X	X	X	0
1	0	X	X	X	1
1	1	X	X	X	invalid
0	0	↑	0	0	Q_n
0	0	↑	0	1	0
0	0	↑	1	0	1
0	0	↑	1	1	$\overline{Q_n}$

normal operation

JK flip-flop: asynchronous inputs



S_d	R_d	CLK	J	K	Q_{n+1}
0	1	X	X	X	0
1	0	X	X	X	1
1	1	X	X	X	invalid
0	0	↑	0	0	Q_n
0	0	↑	0	1	0
0	0	↑	1	0	1
0	0	↑	1	1	$\overline{Q_n}$

normal operation

* Clocked flip-flops are also provided with *asynchronous* or *direct* Set and Reset inputs, S_d and R_d, (also called Preset and Clear, respectively) which override all other inputs (J, K, CLK).

JK flip-flop: asynchronous inputs



S_d	R_d	CLK	J	K	Q_{n+1}
0	1	X	X	X	0
1	0	X	X	X	1
1	1	X	X	X	invalid
0	0	↑	0	0	Q_n
0	0	↑	0	1	0
0	0	↑	1	0	1
0	0	↑	1	1	$\overline{Q_n}$

normal operation

* Clocked flip-flops are also provided with *asynchronous* or *direct* Set and Reset inputs, S_d and R_d, (also called Preset and Clear, respectively) which override all other inputs (J, K, CLK).
* The S_d and R_d inputs may be active low; in that case, they are denoted by $\overline{S_d}$ and $\overline{R_d}$.

JK flip-flop: asynchronous inputs



S_d	R_d	CLK	J	K	Q_{n+1}
0	1	X	X	X	0
1	0	X	X	X	1
1	1	X	X	X	invalid
0	0	↑	0	0	Q_n
0	0	↑	0	1	0
0	0	↑	1	0	1
0	0	↑	1	1	$\overline{Q_n}$

normal operation

* Clocked flip-flops are also provided with *asynchronous* or *direct* Set and Reset inputs, S_d and R_d, (also called Preset and Clear, respectively) which override all other inputs (J, K, CLK).
* The S_d and R_d inputs may be active low; in that case, they are denoted by $\overline{S_d}$ and $\overline{R_d}$.
* The asynchronous inputs are convenient for starting up a circuit in a known state.

D flip-flop



positive edge−triggered D flip−flop

CLK	D	Q_{n+1}
↑	0	0
↑	1	1







negative edge−triggered D flip−flop

CLK	D	Q_{n+1}
↓	0	0
↓	1	1





D flip-flop



positive edge−triggered D flip−flop

CLK	D	Q_{n+1}
↑	0	0
↑	1	1







negative edge−triggered D flip−flop

CLK	D	Q_{n+1}
↓	0	0
↓	1	1





* The D flip-flop can be used to *delay* the Data (D) signal by one clock period.

D flip-flop



positive edge−triggered D flip−flop

CLK	D	Q_{n+1}
↑	0	0
↑	1	1







negative edge−triggered D flip−flop

CLK	D	Q_{n+1}
↓	0	0
↓	1	1





* The D flip-flop can be used to *delay* the Data (D) signal by one clock period.
* With $J = D$, $K = \overline{D}$, we have either $J = 0$, $K = 1$ or $J = 1$, $K = 0$; the next Q is 0 in the first case, 1 in the second case.

D flip-flop



CLK	D	Q_{n+1}
↑	0	0
↑	1	1

positive edge−triggered D flip−flop







CLK	D	Q_{n+1}
↓	0	0
↓	1	1

negative edge−triggered D flip−flop





* The D flip-flop can be used to *delay* the Data (D) signal by one clock period.
* With $J = D$, $K = \overline{D}$, we have either $J = 0$, $K = 1$ or $J = 1$, $K = 0$; the next Q is 0 in the first case, 1 in the second case.
* Instead of a JK flip-flop, an RS flip-flop can also be used to make a D flip-flop, with $S = D$, $R = D$.

Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



Shift register



CLK	D	Q_{n+1}
↓	0	0
↓	1	1



SEQUEL file: ee101 shift reg1.sqproj

Parallel transfer between shift registers



Parallel transfer between shift registers



* After the active clock edge, the contents of the A register ($A_3A_2A_1A_0$) are copied to the B register.

Bidirectional shift register



Bidirectional shift register



* When the mode input (M) is 1, we have
  $D_0 = D_R$, $D_1 = Q_0$, $D_2 = Q_1$, $D_3 = Q_2$.

Bidirectional shift register



* When the mode input (M) is 1, we have
  $D_0 = D_R$, $D_1 = Q_0$, $D_2 = Q_1$, $D_3 = Q_2$.
* When the mode input (M) is 0, we have
  $D_0 = Q_1$, $D_1 = Q_2$, $D_2 = Q_3$, $D_3 = D_L$.

Bidirectional shift register



* When the mode input (M) is 1, we have $D_0 = D_R$, $D_1 = Q_0$, $D_2 = Q_1$, $D_3 = Q_2$.
* When the mode input (M) is 0, we have $D_0 = Q_1$, $D_1 = Q_2$, $D_2 = Q_3$, $D_3 = D_L$.
* M = 1 → shift right operation.
  M = 0 → shift left operation.

M. B. Patil, IIT Bombay

Shift left operation

	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0		
original number	0	0	0	0	1	1	0	1	0	dec. 13

Shift left operation

	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0		
original number	0	0	0	0	1	1	0	1	0	dec. 13
after shift left	0	0	0	1	1	0	1	0		dec. 26

Shift left operation

	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0		
original number	0	0	0	0	1	1	0	1	0	dec. 13
after shift left	0	0	0	1	1	0	1	0		dec. 26

Shift left → × 2

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)
				1	0	1	1	since $B_0 = 1$	
+		0	0	0	0	Z		since $B_1 = 0$	
		0	1	0	1	1		addition	
+	1	0	1	1	Z	Z		since $B_2 = 1$	
	1	1	0	1	1	1		addition	
+	1 0	1	1	Z	Z	Z		since $B_3 = 1$	
1 0 0	0	1	1	1	1			addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)
				1	0	1	1	since $B_0 = 1$	
+		0	0	0	0	Z		since $B_1 = 0$	
		0	1	0	1	1		addition	
+	1	0	1	1	Z	Z		since $B_2 = 1$	
	1	1	0	1	1	1		addition	
+	1 0	1	1	Z	Z	Z		since $B_3 = 1$	
1 0 0	0	1	1	1	1			addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.



Multiplication using shift and add

	1 0 1 1	$A_3A_2A_1A_0$	(decimal 11)
×	1 1 0 1	$B_3B_2B_1B_0$	(decimal 13)
	1 0 1 1	since $B_0 = 1$	
+	0 0 0 0 Z	since $B_1 = 0$	
	0 1 0 1 1	addition	
+	1 0 1 1 Z Z	since $B_2 = 1$	
	1 1 0 1 1 1	addition	
+	10 1 1 Z Z Z	since $B_3 = 1$	
	100 0 1 1 1 1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2	Register 1	
Z Z Z Z	Z Z Z Z	initialize
1 0 1 1		load 1011 since $B_0 = 1$

Multiplication using shift and add

	1 0 1 1	$A_3A_2A_1A_0$	(decimal 11)
×	1 1 0 1	$B_3B_2B_1B_0$	(decimal 13)
	1 0 1 1	since $B_0 = 1$	
+	0 0 0 0 Z	since $B_1 = 0$	
	0 1 0 1 1	addition	
+	1 0 1 1 Z Z	since $B_2 = 1$	
	1 1 0 1 1 1	addition	
+	10 1 1 Z Z Z	since $B_3 = 1$	
	100 0 1 1 1 1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2	Register 1	
Z Z Z Z	Z Z Z Z	initialize
1 0 1 1		load 1011 since $B_0 = 1$
1 0 1 1	Z Z Z Z	add

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)	
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)	
				1	0	1	1	since $B_0 = 1$		
+		0	0	0	0	Z		since $B_1 = 0$		
		0	1	0	1	1		addition		
+	1	0	1	1	Z	Z		since $B_2 = 1$		
	1	1	0	1	1	1		addition		
+	1	0	1	1	Z	Z	Z	since $B_3 = 1$		
1	0	0	0	1	1	1	1	addition	(decimal 143)	

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2				Register 1				
Z	Z	Z	Z	Z	Z	Z	Z	initialize
1	0	1	1					load 1011 since $B_0 = 1$
1	0	1	1	Z	Z	Z	Z	add
Z	1	0	1	1	Z	Z	Z	shift

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)	
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)	
				1	0	1	1	since $B_0 = 1$		
+		0	0	0	0	Z		since $B_1 = 0$		
		0	1	0	1	1		addition		
+	1	0	1	1	Z	Z		since $B_2 = 1$		
	1	1	0	1	1	1		addition		
+	1	0	1	1	Z	Z	Z	since $B_3 = 1$		
1	0	0	0	1	1	1	1	addition	(decimal 143)	

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2				Register 1				
Z	Z	Z	Z	Z	Z	Z	Z	initialize
1	0	1	1					load 1011 since $B_0 = 1$
1	0	1	1	Z	Z	Z	Z	add
Z	1	0	1	1	Z	Z	Z	shift
0	0	0	0					load 0000 since $B_1 = 0$

Multiplication using shift and add

	1 0 1 1	$A_3A_2A_1A_0$	(decimal 11)
×	1 1 0 1	$B_3B_2B_1B_0$	(decimal 13)
	1 0 1 1	since $B_0 = 1$	
+	0 0 0 0 Z	since $B_1 = 0$	
	0 1 0 1 1	addition	
+	1 0 1 1 Z Z	since $B_2 = 1$	
	1 1 0 1 1 1	addition	
+	1 0 1 1 Z Z Z	since $B_3 = 1$	
	1 0 0 0 1 1 1 1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2	Register 1	
Z Z Z Z	Z Z Z Z	initialize
1 0 1 1		load 1011 since $B_0 = 1$
1 0 1 1	Z Z Z Z	add
Z 1 0 1	1 Z Z Z	shift
0 0 0 0		load 0000 since $B_1 = 0$
0 1 0 1	1 Z Z Z	add

Multiplication using shift and add

	1 0 1 1	$A_3A_2A_1A_0$	(decimal 11)
×	1 1 0 1	$B_3B_2B_1B_0$	(decimal 13)
	1 0 1 1	since $B_0 = 1$	
+	0 0 0 0 Z	since $B_1 = 0$	
	0 1 0 1 1	addition	
+	1 0 1 1 Z Z	since $B_2 = 1$	
	1 1 0 1 1 1	addition	
+	1 0 1 1 Z Z Z	since $B_3 = 1$	
	1 0 0 0 1 1 1 1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2	Register 1	
Z Z Z Z	Z Z Z Z	initialize
1 0 1 1		load 1011 since $B_0 = 1$
1 0 1 1	Z Z Z Z	add
Z 1 0 1	1 Z Z Z	shift
0 0 0 0		load 0000 since $B_1 = 0$
0 1 0 1	1 Z Z Z	add
Z 0 1 0	1 1 Z Z	shift

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)
				1	0	1	1	since $B_0 = 1$	
+			0	0	0	0	Z	since $B_1 = 0$	
		0	1	0	1	1		addition	
+	1	0	1	1	Z	Z		since $B_2 = 1$	
	1	1	0	1	1	1		addition	
+	1	0	1	1	Z	Z	Z	since $B_3 = 1$	
1	0	0	0	1	1	1	1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2				Register 1				
Z	Z	Z	Z	Z	Z	Z	Z	initialize
1	0	1	1					load 1011 since $B_0 = 1$
1	0	1	1	Z	Z	Z	Z	add
Z	1	0	1	1	Z	Z	Z	shift
0	0	0	0					load 0000 since $B_1 = 0$
0	1	0	1	1	Z	Z	Z	add
Z	0	1	0	1	1	Z	Z	shift
1	0	1	1					load 1011 since $B_2 = 1$

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)
				1	0	1	1	since $B_0 = 1$	
+			0	0	0	0	Z	since $B_1 = 0$	
		0	1	0	1	1		addition	
+	1	0	1	1	Z	Z		since $B_2 = 1$	
	1	1	0	1	1	1		addition	
+	1	0	1	1	Z	Z	Z	since $B_3 = 1$	
1	0	0	0	1	1	1	1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2				Register 1				
Z	Z	Z	Z	Z	Z	Z	Z	initialize
1	0	1	1					load 1011 since $B_0 = 1$
1	0	1	1	Z	Z	Z	Z	add
Z	1	0	1	1	Z	Z	Z	shift
0	0	0	0					load 0000 since $B_1 = 0$
0	1	0	1	1	Z	Z	Z	add
Z	0	1	0	1	1	Z	Z	shift
1	0	1	1					load 1011 since $B_2 = 1$
1	1	0	1	1	1	Z	Z	add

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)
				1	0	1	1	since $B_0 = 1$	
+			0	0	0	0	Z	since $B_1 = 0$	
		0	1	0	1	1		addition	
+	1	0	1	1	Z	Z		since $B_2 = 1$	
	1	1	0	1	1	1		addition	
+	1	0	1	1	Z	Z	Z	since $B_3 = 1$	
1	0	0	0	1	1	1	1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2				Register 1				
Z	Z	Z	Z	Z	Z	Z	Z	initialize
1	0	1	1					load 1011 since $B_0 = 1$
1	0	1	1	Z	Z	Z	Z	add
Z	1	0	1	1	Z	Z	Z	shift
0	0	0	0					load 0000 since $B_1 = 0$
0	1	0	1	1	Z	Z	Z	add
Z	0	1	0	1	1	Z	Z	shift
1	0	1	1					load 1011 since $B_2 = 1$
1	1	0	1	1	1	Z	Z	add
Z	1	1	0	1	1	1	Z	shift

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)
				1	0	1	1	since $B_0 = 1$	
+			0	0	0	0	Z	since $B_1 = 0$	
		0	1	0	1	1		addition	
+	1	0	1	1	Z	Z		since $B_2 = 1$	
	1	1	0	1	1	1		addition	
+	1	0	1	1	Z	Z	Z	since $B_3 = 1$	
1	0	0	0	1	1	1	1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

Register 2				Register 1				
Z	Z	Z	Z	Z	Z	Z	Z	initialize
1	0	1	1					load 1011 since $B_0 = 1$
1	0	1	1	Z	Z	Z	Z	add
Z	1	0	1	1	Z	Z	Z	shift
0	0	0	0					load 0000 since $B_1 = 0$
0	1	0	1	1	Z	Z	Z	add
Z	0	1	0	1	1	Z	Z	shift
1	0	1	1					load 1011 since $B_2 = 1$
1	1	0	1	1	1	Z	Z	add
Z	1	1	0	1	1	1	Z	shift
1	0	1	1					load 1011 since $B_3 = 1$

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)
				1	0	1	1	since $B_0 = 1$	
+		0	0	0	0	Z		since $B_1 = 0$	
		0	1	0	1	1		addition	
+	1	0	1	1	Z	Z		since $B_2 = 1$	
	1	1	0	1	1	1		addition	
+	1	0	1	1	Z	Z	Z	since $B_3 = 1$	
1	0	0	0	1	1	1	1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

	Register 2				Register 1				
	Z	Z	Z	Z	Z	Z	Z	Z	initialize
	1	0	1	1					load 1011 since $B_0 = 1$
	1	0	1	1	Z	Z	Z	Z	add
	Z	1	0	1	1	Z	Z	Z	shift
	0	0	0	0					load 0000 since $B_1 = 0$
	0	1	0	1	1	Z	Z	Z	add
	Z	0	1	0	1	1	Z	Z	shift
	1	0	1	1					load 1011 since $B_2 = 1$
	1	1	0	1	1	1	Z	Z	add
	Z	1	1	0	1	1	1	Z	shift
	1	0	1	1					load 1011 since $B_3 = 1$
1	0	0	0	1	1	1	1	Z	add

Multiplication using shift and add

				1	0	1	1	$A_3A_2A_1A_0$	(decimal 11)
			×	1	1	0	1	$B_3B_2B_1B_0$	(decimal 13)
				1	0	1	1	since $B_0 = 1$	
+		0	0	0	0	Z		since $B_1 = 0$	
		0	1	0	1	1		addition	
+	1	0	1	1	Z	Z		since $B_2 = 1$	
	1	1	0	1	1	1		addition	
+	1	0	1	1	Z	Z	Z	since $B_3 = 1$	
1	0	0	0	1	1	1	1	addition	(decimal 143)

Note that Z = 0. We use Z to denote 0s which are independent of the numbers being multiplied.

	Register 2				Register 1				
	Z	Z	Z	Z	Z	Z	Z	Z	initialize
	1	0	1	1					load 1011 since $B_0 = 1$
	1	0	1	1	Z	Z	Z	Z	add
	Z	1	0	1	1	Z	Z	Z	shift
	0	0	0	0					load 0000 since $B_1 = 0$
	0	1	0	1	1	Z	Z	Z	add
	Z	0	1	0	1	1	Z	Z	shift
	1	0	1	1					load 1011 since $B_2 = 1$
	1	1	0	1	1	1	Z	Z	add
	Z	1	1	0	1	1	1	Z	shift
	1	0	1	1					load 1011 since $B_3 = 1$
1	0	0	0	1	1	1	1	Z	add
Z	1	0	0	0	1	1	1	1	shift





* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).



* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).
* When Load = 1, S_d = A_i , R_d = 0 → A_i gets loaded into the ith flip-flop.



* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).
* When Load = 1, S_d = A_i , R_d = 0 → A_i gets loaded into the ith flip-flop.
* Subsequently, with every clock pulse, the data shifts right and appears *serially* at the output Q_0 .
  → parallel in-serial out data movement



* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).
* When Load = 1, S_d = A_i , R_d = 0 → A_i gets loaded into the i th flip-flop.
* Subsequently, with every clock pulse, the data shifts right and appears *serially* at the output Q_0 .
  → parallel in-serial out data movement



* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).
* When Load = 1, S_d = A_i , R_d = 0 → A_i gets loaded into the i th flip-flop.
* Subsequently, with every clock pulse, the data shifts right and appears *serially* at the output Q_0 .
  → parallel in-serial out data movement



* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).
* When Load = 1, S_d = A_i , R_d = 0 → A_i gets loaded into the i th flip-flop.
* Subsequently, with every clock pulse, the data shifts right and appears *serially* at the output Q_0 .
  → parallel in-serial out data movement



* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).
* When Load = 1, S_d = A_i , R_d = 0 → A_i gets loaded into the i th flip-flop.
* Subsequently, with every clock pulse, the data shifts right and appears *serially* at the output Q_0 .
  → parallel in-serial out data movement



* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).
* When Load = 1, S_d = A_i , R_d = 0 → A_i gets loaded into the i th flip-flop.
* Subsequently, with every clock pulse, the data shifts right and appears *serially* at the output Q_0 .
  → parallel in-serial out data movement



* All flip-flops are cleared in the beginning (with R_d = Clear = 1, S_d = 0).
* When Load = 1, S_d = A_i , R_d = 0 → A_i gets loaded into the i th flip-flop.
* Subsequently, with every clock pulse, the data shifts right and appears *serially* at the output Q_0 .
  → parallel in-serial out data movement

Counters



State transition diagram



General configuration

Counters



State transition diagram



General configuration

* A counter with *k* states is called a modulo-*k* (mod-*k*) counter.

Counters



State transition diagram



General configuration

* A counter with k states is called a modulo-k (mod-k) counter.
* A counter can be made with flip-flops, each flip-flop serving as a memory element with two states (0 or 1).

Counters



State transition diagram



General configuration

* A counter with k states is called a modulo-k (mod-k) counter.
* A counter can be made with flip-flops, each flip-flop serving as a memory element with two states (0 or 1).
* If there are N flip-flops in a counter, there are 2^N possible states (since each flip-flop can have $Q = 0$ or $Q = 1$). It is possible to exclude some of these states.
  → N flip-flops can be used to make a mod-k counter with $k \leq 2^N$.

Counters



State transition diagram



General configuration

* A counter with k states is called a modulo-k (mod-k) counter.
* A counter can be made with flip-flops, each flip-flop serving as a memory element with two states (0 or 1).
* If there are N flip-flops in a counter, there are 2^N possible states (since each flip-flop can have $Q = 0$ or $Q = 1$). It is possible to exclude some of these states.
  → N flip-flops can be used to make a mod-k counter with $k \leq 2^N$.
* Typically, a reset facility is also provided, which can be used to force a certain state to initialize the counter.

Counters: example



State transition diagram



state	Q_0	Q_1	Q_2
1	0	0	0
2	1	1	0
3	1	1	1
4	0	1	1
5	1	0	1
1	0	0	0

Counters



X is 1 for state 3; else, it is 0.

Counters



X is 1 for state 3; else, it is0.

* The counter outputs (i.e., the flip-flop outputs, Q_0, Q_1, $\cdots$ Q_{N-1}) can be decoded using appropriate logic.

Counters



X is 1 for state 3; else, it is0.

* The counter outputs (i.e., the flip-flop outputs, Q_0, Q_1, $\cdots$ Q_{N-1}) can be decoded using appropriate logic.
* In particular, it is possible to have a decoder output (say, X) which is 1 only for state i, and 0 otherwise.
  → For k clock pulses, we get a single pulse at X, i.e., the clock frequency has been divided by k. For this reason, a mod-k counter is also called a divide-by-k counter.

A binary ripple counter



A binary ripple counter



* $J = K = 1$ for all flip-flops. Let $Q_0 = Q_1 = Q_2 = 0$ initially.

A binary ripple counter



* $J = K = 1$ for all flip-flops. Let $Q_0 = Q_1 = Q_2 = 0$ initially.
* Since $J = K = 1$, each flip-flop will toggle when an active (in this case, negative) clock edge arrives.

A binary ripple counter



* $J = K = 1$ for all flip-flops. Let $Q_0 = Q_1 = Q_2 = 0$ initially.
* Since $J = K = 1$, each flip-flop will toggle when an active (in this case, negative) clock edge arrives.
* For FF1 and FF2, Q_0 and Q_1, respectively, provide the clock.

A binary ripple counter



* $J = K = 1$ for all flip-flops. Let $Q_0 = Q_1 = Q_2 = 0$ initially.
* Since $J = K = 1$, each flip-flop will toggle when an active (in this case, negative) clock edge arrives.
* For FF1 and FF2, Q_0 and Q_1, respectively, provide the clock.

A binary ripple counter



* $J = K = 1$ for all flip-flops. Let $Q_0 = Q_1 = Q_2 = 0$ initially.
* Since $J = K = 1$, each flip-flop will toggle when an active (in this case, negative) clock edge arrives.
* For FF1 and FF2, Q_0 and Q_1, respectively, provide the clock.

A binary ripple counter



* $J = K = 1$ for all flip-flops. Let $Q_0 = Q_1 = Q_2 = 0$ initially.
* Since $J = K = 1$, each flip-flop will toggle when an active (in this case, negative) clock edge arrives.
* For FF1 and FF2, Q_0 and Q_1, respectively, provide the clock.

A binary ripple counter



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
0	0	0

repeats

* $J = K = 1$ for all flip-flops. Let $Q_0 = Q_1 = Q_2 = 0$ initially.
* Since $J = K = 1$, each flip-flop will toggle when an active (in this case, negative) clock edge arrives.
* For FF1 and FF2, Q_0 and Q_1, respectively, provide the clock.

A binary ripple counter



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
0	0	0

repeats

* $J = K = 1$ for all flip-flops. Let $Q_0 = Q_1 = Q_2 = 0$ initially.
* Since $J = K = 1$, each flip-flop will toggle when an active (in this case, negative) clock edge arrives.
* For FF1 and FF2, Q_0 and Q_1, respectively, provide the clock.

* Note that the direct inputs S_d and R_d (not shown) are assumed to be $S_d = R_d = 0$ for all flip-flops, allowing normal flip-flip operation.

A binary ripple counter



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
0	0	0

repeats

A binary ripple counter



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
0	0	0

repeats

* The counter has 8 states, $Q_2\,Q_1\,Q_0$ = 000, 001, 010, 011, 100, 101, 110, 111.
→ it is a mod-8 counter. In particular, it is a *binary, mod-8, up* counter (since it counts *up* from 000 to 111).

A binary ripple counter



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
0	0	0

repeats

* The counter has 8 states, $Q_2\,Q_1\,Q_0$ = 000, 001, 010, 011, 100, 101, 110, 111.
  → it is a mod-8 counter. In particular, it is a *binary, mod-8, up* counter (since it counts *up* from 000 to 111).
* If the clock frequency is f_c, the frequency at the Q_0, Q_1, Q_2 outputs is $f_c/2$, $f_c/4$, $f_c/8$, respectively. For this counter, therefore, div-by-2, div-by-4, div-by-8 outputs are already available, without requiring decoding logic.

A binary ripple counter



Q_2	Q_1	Q_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
0	0	0

repeats

* The counter has 8 states, $Q_2\,Q_1\,Q_0$ = 000, 001, 010, 011, 100, 101, 110, 111.
  → it is a mod-8 counter. In particular, it is a *binary, mod-8, up* counter (since it counts *up* from 000 to 111).
* If the clock frequency is f_c, the frequency at the Q_0, Q_1, Q_2 outputs is $f_c/2$, $f_c/4$, $f_c/8$, respectively. For this counter, therefore, div-by-2, div-by-4, div-by-8 outputs are already available, without requiring decoding logic.
* This type of counter is called a "ripple" counter since the clock transitions *ripple* through the flip-flops.

A binary ripple counter



Q_2	Q_1	Q_0
0	0	0
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0

repeats

A binary ripple counter



Q_2	Q_1	Q_0
0	0	0
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0

repeats

* If positive edge-triggered flip-flops are used, we get a binary *down* counter (counting down from 111 to 000).

Binary ripple counters



* Home work: Sketch the waveforms (CLK, Q_0, Q_1, Q_2), and tabulate the counter states in each case.

Up-down binary ripple counters





Up-down binary ripple counters





* When Mode (M) = 1, the counter counts up; else, it counts down. (SEQUEL file: ee101 counter 3.sqproj)

Decade counter using direct inputs





Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
0	0	0	0

repeats

SEQUEL file: ee101 counter 5.sqproj


Decade counter using direct inputs
* When the counter reaches $Q_3 Q_2 Q_1 Q_0$ = 1010 (i.e., decimal 10), $Q_3 Q_1$ = 1, and the flip-flops are cleared to $Q_3 Q_2 Q_1 Q_0$ = 0000.
CLK
FF0
FF1
FF2
FF3
Q_0
Q_1
Q_2
Q_3
time (msec)
repeats
SEQUEL file: ee101 counter 5.sqproj


Decade counter using direct inputs
* When the counter reaches $Q_3 Q_2 Q_1 Q_0$ = 1010 (i.e., decimal 10), $Q_3 Q_1$ = 1, and the flip-flops are cleared to $Q_3 Q_2 Q_1 Q_0$ = 0000.
* The counter counts from 0000 (decimal 0) to 1001 (decimal 9) → "decade counter."
CLK
FF0
FF1
FF2
FF3
Q_0
Q_1
Q_2
Q_3
time (msec)
repeats
SEQUEL file: ee101 counter 5.sqproj

A synchronous counter



A synchronous counter



* Since all flip-flops are driven by the same clock, the counter is called a “synchronous” counter.

A synchronous counter



* Since all flip-flops are driven by the same clock, the counter is called a "synchronous" counter.
* $J_0 = K_0 = 1$, $J_1 = K_1 = Q_0$, $J_2 = K_2 = Q_1 Q_0$, $J_3 = K_3 = Q_2 Q_1 Q_0$.

A synchronous counter



* Since all flip-flops are driven by the same clock, the counter is called a "synchronous" counter.
* $J_0 = K_0 = 1$, $J_1 = K_1 = Q_0$, $J_2 = K_2 = Q_1 Q_0$, $J_3 = K_3 = Q_2 Q_1 Q_0$.
* FF0 toggles after every active edge.
  FF1 toggles if $Q_0 = 1$ (just before the active clock edge); else, it retains its previous state. (Similarly, for FF2 and FF3)

A synchronous counter



* Since all flip-flops are driven by the same clock, the counter is called a "synchronous" counter.
* $J_0 = K_0 = 1$, $J_1 = K_1 = Q_0$, $J_2 = K_2 = Q_1 Q_0$, $J_3 = K_3 = Q_2 Q_1 Q_0$.
* FF0 toggles after every active edge.
  FF1 toggles if $Q_0 = 1$ (just before the active clock edge); else, it retains its previous state. (Similarly, for FF2 and FF3)

A synchronous counter



* Since all flip-flops are driven by the same clock, the counter is called a "synchronous" counter.
* $J_0 = K_0 = 1$, $J_1 = K_1 = Q_0$, $J_2 = K_2 = Q_1 Q_0$, $J_3 = K_3 = Q_2 Q_1 Q_0$.
* FF0 toggles after every active edge.
  FF1 toggles if $Q_0 = 1$ (just before the active clock edge); else, it retains its previous state. (Similarly, for FF2 and FF3)

A synchronous counter



* Since all flip-flops are driven by the same clock, the counter is called a "synchronous" counter.
* $J_0 = K_0 = 1$, $J_1 = K_1 = Q_0$, $J_2 = K_2 = Q_1 Q_0$, $J_3 = K_3 = Q_2 Q_1 Q_0$.
* FF0 toggles after every active edge.
  FF1 toggles if $Q_0 = 1$ (just before the active clock edge); else, it retains its previous state. (Similarly, for FF2 and FF3)

A synchronous counter



* Since all flip-flops are driven by the same clock, the counter is called a "synchronous" counter.
* $J_0 = K_0 = 1$, $J_1 = K_1 = Q_0$, $J_2 = K_2 = Q_1 Q_0$, $J_3 = K_3 = Q_2 Q_1 Q_0$.
* FF0 toggles after every active edge.
  FF1 toggles if $Q_0 = 1$ (just before the active clock edge); else, it retains its previous state. (Similarly, for FF2 and FF3)

A synchronous counter



* Since all flip-flops are driven by the same clock, the counter is called a "synchronous" counter.
* $J_0 = K_0 = 1$, $J_1 = K_1 = Q_0$, $J_2 = K_2 = Q_1 Q_0$, $J_3 = K_3 = Q_2 Q_1 Q_0$.
* FF0 toggles after every active edge.
  FF1 toggles if $Q_0 = 1$ (just before the active clock edge); else, it retains its previous state. (Similarly, for FF2 and FF3)
* From the waveforms, we see that it is a binary up counter.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK Q_n Q_{n+1}	J	K

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK Q_n Q_{n+1}	J	K

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK Q_n Q_{n+1}	J	K

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  → $J = 0$, $K = X$ (i.e., K can be 0 or 1).

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK Q_n Q_{n+1}	J	K
↑ 0 0	0	X

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  → $J = 0$, $K = X$ (i.e., K can be 0 or 1).

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  $\rightarrow$ $J = 0$, $K = X$ (i.e., K can be 0 or 1).
* Similarly, work out the other entries in the table.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1		

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  $\rightarrow$ $J = 0$, $K = X$ (i.e., K can be 0 or 1).
* Similarly, work out the other entries in the table.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  $\rightarrow$ $J = 0$, $K = X$ (i.e., K can be 0 or 1).
* Similarly, work out the other entries in the table.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0		

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  $\rightarrow$ $J = 0$, $K = X$ (i.e., K can be 0 or 1).
* Similarly, work out the other entries in the table.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  $\rightarrow$ $J = 0$, $K = X$ (i.e., K can be 0 or 1).
* Similarly, work out the other entries in the table.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1		

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  $\rightarrow$ $J = 0$, $K = X$ (i.e., K can be 0 or 1).
* Similarly, work out the other entries in the table.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  $\rightarrow$ $J = 0$, $K = X$ (i.e., K can be 0 or 1).
* Similarly, work out the other entries in the table.

Design of synchronous counters



CLK	J	K	Q_{n+1}
↑	0	0	Q_n
↑	0	1	0
↑	1	0	1
↑	1	1	$\overline{Q_n}$

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

* Consider the *reverse* problem: We are given Q_n and the next desired state (Q_{n+1}). What should J and K be in order to make that happen?
* $Q_n = 0$, $Q_{n+1} = 0$: We can either force $Q_{n+1} = 0$ with $J = 0$, $K = 1$, or let $Q_{n+1} = Q_n$ by making $J = 0$, $K = 0$.
  $\rightarrow$ $J = 0$, $K = X$ (i.e., K can be 0 or 1).
* Similarly, work out the other entries in the table.
* The table for a negative edge-triggered flip-flop would be identical except for the active edge.

Design of synchronous counters

state	Q_2	Q_1	Q_0
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
1	0	0	0

repeats



CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design a synchronous mod-5 counter with the given state transition table.

Design of synchronous counters

state	Q_2	Q_1	Q_0
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
1	0	0	0

repeats



CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design a synchronous mod-5 counter with the given state transition table.

Outline of method:

Design of synchronous counters

state	Q_2	Q_1	Q_0
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
1	0	0	0

repeats



CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design a synchronous mod-5 counter with the given state transition table.

Outline of method:

* State 1 → State 2 means
  Q_2 : 0 → 0,
  Q_1 : 0 → 0,
  Q_0 : 0 → 1.

Design of synchronous counters

state	Q_2	Q_1	Q_0
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
1	0	0	0

repeats



CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design a synchronous mod-5 counter with the given state transition table.

Outline of method:

* State 1 → State 2 means
  Q_2 : 0 → 0,
  Q_1 : 0 → 0,
  Q_0 : 0 → 1.

* Refer to the right table. For Q_2 : 0 → 0, we must have J_2 = 0, K_2 = X , and so on.

Design of synchronous counters

state	Q_2	Q_1	Q_0
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
1	0	0	0

repeats



CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design a synchronous mod-5 counter with the given state transition table.

Outline of method:

* State 1 → State 2 means
  $Q_2 : 0 \rightarrow 0$,
  $Q_1 : 0 \rightarrow 0$,
  $Q_0 : 0 \rightarrow 1$.
* Refer to the right table. For $Q_2 : 0 \rightarrow 0$, we must have $J_2 = 0$, $K_2 = X$, and so on.
* When we cover all transitions in the left table, we have the truth tables for J_0, K_0, J_1, K_1, J_2, K_2 in terms of Q_0, Q_1, Q_2.

M. B. Patil, IIT Bombay

Design of synchronous counters

state	Q_2	Q_1	Q_0
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
1	0	0	0

repeats



CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design a synchronous mod-5 counter with the given state transition table.

Outline of method:

* State 1 → State 2 means
  $Q_2 : 0 \rightarrow 0$,
  $Q_1 : 0 \rightarrow 0$,
  $Q_0 : 0 \rightarrow 1$.
* Refer to the right table. For $Q_2 : 0 \rightarrow 0$, we must have $J_2 = 0$, $K_2 = X$, and so on.
* When we cover all transitions in the left table, we have the truth tables for J_0, K_0, J_1, K_1, J_2, K_2 in terms of Q_0, Q_1, Q_2.
* The last step is to come up with suitable functions for J_0, K_0, J_1, K_1, J_2, K_2 in terms of Q_0, Q_1, Q_2. This can be done with K-maps. (If the number of flip-flops is more than 4, other techniques can be employed.)

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0						
2	0	0	1						
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0						
2	0	0	1						
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X				
2	0	0	1						
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X		
2	0	0	1						
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1						
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1						
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X				
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X		
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0						
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X				
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0		
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1						
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X				
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1		
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0						
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1				
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1	0	X		
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1	0	X	0	X
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1	0	X	0	X
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

* We now have the truth tables for J_0, K_0, J_1, K_1, J_2, K_2 in terms of Q_0, Q_1, Q_2. The next step is to find logical functions for each of them.

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1	0	X	0	X
1	0	0	0						

CLK	Q_n	Q_{n+1}	J	K
↑	0	0	0	X
↑	0	1	1	X
↑	1	0	X	1
↑	1	1	X	0

* We now have the truth tables for J_0, K_0, J_1, K_1, J_2, K_2 in terms of Q_0, Q_1, Q_2. The next step is to find logical functions for each of them.
* Note that we have not tabulated the J and K values for those combinations of Q_0, Q_1, Q_2 which do not occur in the state transition table (such as $Q_2Q_1Q_0$ = 110). We treat these as don't care conditions.

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1	0	X	0	X
1	0	0	0						

J_2

Q_0 \ Q_2Q_1	00	01	11	10
0	0	0	X	X
1	0	1	X	X

K_2

Q_0 \ Q_2Q_1	00	01	11	10
0	X	X	X	1
1	X	X	X	X

J_1

Q_0 \ Q_2Q_1	00	01	11	10
0	0	X	X	0
1	1	X	X	X

K_1

Q_0 \ Q_2Q_1	00	01	11	10
0	X	0	X	X
1	X	1	X	X

J_0

Q_0 \ Q_2Q_1	00	01	11	10
0	1	1	X	0
1	X	X	X	X

K_0

Q_0 \ Q_2Q_1	00	01	11	10
0	X	X	X	X
1	1	1	X	X

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1	0	X	0	X
1	0	0	0						

J_2

Q_0 \ Q_2Q_1	00	01	11	10
0	0	0	X	X
1	0	1	X	X

K_2

Q_0 \ Q_2Q_1	00	01	11	10
0	X	X	X	1
1	X	X	X	X

J_1

Q_0 \ Q_2Q_1	00	01	11	10
0	0	X	X	0
1	1	X	X	X

K_1

Q_0 \ Q_2Q_1	00	01	11	10
0	X	0	X	X
1	X	1	X	X

J_0

Q_0 \ Q_2Q_1	00	01	11	10
0	1	1	X	0
1	X	X	X	X

K_0

Q_0 \ Q_2Q_1	00	01	11	10
0	X	X	X	X
1	1	1	X	X

* We treat the unused states ($Q_2\,Q_1\,Q_0$ = 101, 110, 111) as (additional) don't care conditions. Since these are different from the don't care conditions arising from the state transition table, we mark them with a different colour.

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1	0	X	0	X
1	0	0	0						

J_2

Q_0 \ Q_2Q_1	00	01	11	10
0	0	0	X	X
1	0	1	X	X

K_2

Q_0 \ Q_2Q_1	00	01	11	10
0	X	X	X	1
1	X	X	X	X

J_1

Q_0 \ Q_2Q_1	00	01	11	10
0	0	X	X	0
1	1	X	X	X

K_1

Q_0 \ Q_2Q_1	00	01	11	10
0	X	0	X	X
1	X	1	X	X

J_0

Q_0 \ Q_2Q_1	00	01	11	10
0	1	1	X	0
1	X	X	X	X

K_0

Q_0 \ Q_2Q_1	00	01	11	10
0	X	X	X	X
1	1	1	X	X

* We treat the unused states ($Q_2\,Q_1\,Q_0$ = 101, 110, 111) as (additional) don't care conditions. Since these are different from the don't care conditions arising from the state transition table, we mark them with a different colour.

* We will assume that a suitable initialization facility is provided to ensure that the counter starts up in one of the five allowed states (say, $Q_2\,Q_1\,Q_0$ = 000).

Design of synchronous counters

state	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
1	0	0	0	0	X	0	X	1	X
2	0	0	1	0	X	1	X	X	1
3	0	1	0	0	X	X	0	1	X
4	0	1	1	1	X	X	1	X	1
5	1	0	0	X	1	0	X	0	X
1	0	0	0						

J_2

Q_0 \ Q_2Q_1	00	01	11	10
0	0	0	X	X
1	0	1	X	X

K_2

Q_0 \ Q_2Q_1	00	01	11	10
0	X	X	X	1
1	X	X	X	X

J_1

Q_0 \ Q_2Q_1	00	01	11	10
0	0	X	X	0
1	1	X	X	X

K_1

Q_0 \ Q_2Q_1	00	01	11	10
0	X	0	X	X
1	X	1	X	X

J_0

Q_0 \ Q_2Q_1	00	01	11	10
0	1	1	X	0
1	X	X	X	X

K_0

Q_0 \ Q_2Q_1	00	01	11	10
0	X	X	X	X
1	1	1	X	X

* We treat the unused states ($Q_2\,Q_1\,Q_0$ = 101, 110, 111) as (additional) don't care conditions. Since these are different from the don't care conditions arising from the state transition table, we mark them with a different colour.
* We will assume that a suitable initialization facility is provided to ensure that the counter starts up in one of the five allowed states (say, $Q_2\,Q_1\,Q_0$ = 000).
* From the K-maps, $J_2 = Q_1 Q_0$, $K_2 = 1$, $J_1 = Q_0$, $K_1 = Q_0$, $J_0 = \overline{Q_2}$, $K_0 = 1$.

Design of synchronous counters: verification





SEQUEL file: ee101 counter6.sqproj

Design of synchronous counters: verification



* $J_2 = Q_1Q_0$,
$K_2 = 1$,
$J_1 = Q_0$,
$K_1 = Q_0$,
$J_0 = \overline{Q_2}$,
$K_0 = 1$.



SEQUEL file: ee101 counter6.sqproj

Design of synchronous counters: verification



* $J_2 = Q_1Q_0$,
$K_2 = 1$,
$J_1 = Q_0$,
$K_1 = Q_0$,
$J_0 = \overline{Q_2}$,
$K_0 = 1$.

* Note that the design is independent of whether positive or negative edge-triggered flip-flops are used.



SEQUEL file: ee101 counter6.sqproj

Combination of counters: Approach 1



Combination of counters: Approach 1



Combination of counters: Approach 1



Combination of counters: Approach 1



Combination of counters: Approach 1



Combination of counters: Approach 1



→ the combined counter is a mod-k_1k_2 counter.

Combination of counters: example



mod−2 counter



mod−5 counter

Combination of counters: example

SEQUEL file: ee101_counter7.sqproj



Combination of counters: Approach 2



Combination of counters: Approach 2



Combination of counters: Approach 2



Combination of counters: Approach 2



Combination of counters: Approach 2



Combination of counters: Approach 2



Combination of counters: Approach 2



→ the combined counter is a mod-k_1k_2 counter.

Combination of counters: example (same as before)



Combination of counters: example

SEQUEL file: ee101_counter8.sqproj





555 timer IC

The 555 timer is useful in timer, pulse generation, and oscillator applications. We will look at two common applications.

555 timer IC

The 555 timer is useful in timer, pulse generation, and oscillator applications. We will look at two common applications.

* Monostable multivibrator



555 timer IC

The 555 timer is useful in timer, pulse generation, and oscillator applications. We will look at two common applications.

* Monostable multivibrator



* Astable multivibrator



555 timer



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
0	0	previous	

555 timer



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
0	0	previous	

555 timer



R	S	Q	$\overline{Q}$
1	0	0	1
0	1	1	0
0	0	previous	

555 monostable multivibrator



555 monostable multivibrator



555 monostable multivibrator



555 monostable multivibrator



555 monostable multivibrator



$$V_C(t) = V_{CC} \cdot 1 - e^{-t/\tau}$$

555 monostable multivibrator





$$V_C(t) = V_{CC} \cdot 1 - e^{-t/\tau}\,\Sigma$$

$$\rightarrow \frac{2V_{CC}}{3} = V_{CC} \cdot 1 - e^{-T/\tau}\,\Sigma$$

M. B. Patil, IIT Bombay

555 monostable multivibrator





$$V_C(t) = V_{CC} \cdot 1 - e^{-t/\tau}\,\Sigma$$

$$\rightarrow \frac{2V_{CC}}{3} = V_{CC} \cdot 1 - e^{-T/\tau}\,\Sigma$$

$$\rightarrow e^{-T/\tau} = \frac{1}{3} \rightarrow \boxed{T = \tau \log 3 \approx 1.1\,\tau}$$

555 monostable multivibrator





$$V_C(t) = V_{CC} \cdot 1 - e^{-t/\tau} \Sigma$$

$$\rightarrow \frac{2V_{CC}}{3} = V_{CC} \cdot 1 - e^{-T/\tau} \Sigma$$

$$\rightarrow e^{-T/\tau} = \frac{1}{3} \rightarrow \boxed{T = \tau \log 3 \approx 1.1\,\tau}$$

SEQUEL file: ic555 mono1.sqproj

555 astable multivibrator



555 astable multivibrator





555 astable multivibrator



Charging:

$V_C(0) = \frac{V_{CC}}{3}, V_C(\infty) = V_{CC}.$



555 astable multivibrator





Charging:

$V_C(0) = \frac{V_{CC}}{3}, V_C(\infty) = V_{CC}$.

Let $V_C(t) = A e^{-t/\tau_1} + B$

$\rightarrow B = V_{CC}, A = -\frac{2V_{CC}}{3}$

555 astable multivibrator





Charging:

$V_C(0) = \frac{V_{CC}}{3}, V_C(\infty) = V_{CC}$.

Let $V_C(t) = A e^{-t/\tau_1} + B$

$\rightarrow B = V_{CC}, A = -\frac{2V_{CC}}{3}$

$\frac{2V_{CC}}{3} = -\frac{2V_{CC}}{3} e^{-T_H/\tau_1} + V_{CC}$

555 astable multivibrator





Charging:

$V_C(0) = \frac{V_{CC}}{3}, V_C(\infty) = V_{CC}$.

Let $V_C(t) = A\,e^{-t/\tau_1} + B$

$\rightarrow B = V_{CC}, A = -\frac{2V_{CC}}{3}$

$\frac{2V_{CC}}{3} = -\frac{2V_{CC}}{3}\,e^{-T_H/\tau_1} + V_{CC}$

$\rightarrow T_H = \tau_1 \log 2$, with $\tau_1 = (R_a + R_b)\,C$.

555 astable multivibrator



555 astable multivibrator





555 astable multivibrator



Discharging: $V_C(0) = \frac{2V_{CC}}{3}$, $V_C(\infty) = 0$.

$\rightarrow V_C(t) = \frac{2V_{CC}}{3} e^{-t/\tau_2}$



555 astable multivibrator





Discharging: $V_C(0) = \frac{2V_{CC}}{3}$, $V_C(\infty) = 0$.

$\rightarrow V_C(t) = \frac{2V_{CC}}{3} e^{-t/\tau_2}$

$\frac{V_{CC}}{3} = \frac{2V_{CC}}{3} e^{-T_L/\tau_2}$

555 astable multivibrator





Discharging: $V_C(0) = \frac{2V_{CC}}{3}$, $V_C(\infty) = 0$.

$\rightarrow V_C(t) = \frac{2V_{CC}}{3} e^{-t/\tau_2}$

$\frac{V_{CC}}{3} = \frac{2V_{CC}}{3} e^{-T_L/\tau_2}$

$\rightarrow T_L = \tau_2 \log 2$, with $\tau_2 = R_b C$.

555 astable multivibrator





Discharging: $V_C(0) = \frac{2V_{CC}}{3}$, $V_C(\infty) = 0$.

$\rightarrow V_C(t) = \frac{2V_{CC}}{3} e^{-t/\tau_2}$

$\frac{V_{CC}}{3} = \frac{2V_{CC}}{3} e^{-T_L/\tau_2}$

$\rightarrow T_L = \tau_2 \log 2$, with $\tau_2 = R_b C$.

SEQUEL file: ic555 astable1.sqproj

* Big Thanks to Prof. M.B. Patil, IIT Bombay to provide such a wonderful slides for Sequential circuits to understand stepwise.