Internal Operation of 8086


Inside The 8086/8088

Concepts important to the internal operation of 8088/8086

- Pipelining
- Registers

Inside The 8086/8088...pipelining


- Pipelining
 - Two ways to make CPU process information faster:
 - Increase the working frequency technology dependent
 - Change the internal architecture of the CPU
 - Pipelining is to allow Microprocessor to fetch and execute at the same time



Inside The 8088/8086...pipelining

Intel implemented the concept of pipelining by splitting the internal structure of the 8086/8088 into two sections that works simultaneously:

- Execution Unit (EU) executes instructions previously fetched
- Bus Interface Unit (BIU) accesses memory and peripherals



Overview


- Registers
 - General purpose registers (8)
 - Operands for logical and arithmetic operations
 - Operands for address calculations
 - Memory pointers
 - Segment registers (6)
 - FLAGS register
 - The instruction pointer register
- The stack


Inside The 8088/8086...registers


- Registers
 - To store information temporarily

A.	X
16-bit r	egister
AH	AL
8-bit reg.	8-bit reg.

Category	Bits	Register Names	
General	16	AX, BX, CX, DX	
	8	AH, AL, BH, BL, CH, CL, DH, DL	
Pointer	16	SP (stack pointer), BP (base pointer)	
Index	16	SI (source index), DI (destination index)	
Segment	16	CS (code segment), DS (data segment)	
		SS (stack segment), ES (extra segment)	
Instruction	16	IP (instruction pointer)	
Flag	16	FR (flag register)	
			7







Register names

Accumulator

Segment registers

Base index

Code

Count

Data

Data

Extra

Stack Pointer

Base Pointer

Destination index

Source index

Instruction Pointer

Flags

Stack

11

General Registers I

• **EAX/AX** – 'Accumulator'

• accumulator for operands and results data

• usually used to store the return value of a procedure

• EBX/BX - 'Base Register'

• pointer to data in the DS segment

• ECX/CX - 'Counter'

• counter for string and loop operations

• EDX/DX – 'Data Register'

• I/O pointer

General Registers II

- **ESI/SI** 'Source Index'
 - source pointer for string operations
 - typically a pointer to data in the segment pointed to by the DS register

13

- **EDI/DI** 'Destination Index'
 - destination pointer for string operations
 - typically a pointer to data/destination in the segment pointed to by the ES register

General Registers III

- EBP/BP 'Base Pointer'
 - pointer to data on the stack
 - points to the current stack frame of a procedure
- ESP/SP- 'Stack Pointer'
 - pointer to the top address of the stack
 - holds the stack pointer and as a general rule should not be used for any other purpose

Segment Registers

- cs 'Code Segment'
 - contains the segment selector for the code segment where the instructions being executed are stored
- DS (ES, FS, GS) 'Data Segment'
 - contains the segment selectors for the data segment where data is stored
- ss 'Stack Segment'
 - contains the segment selector for the stack segment, where the procedure stack is stored

The EFLAGS/FLAG Register I


- Carry Flag CF (bit 0)
 - Set if an arithmetic operation generates a carry or a borrow out of the most-significant bit of the result; cleared otherwise.
- Parity Flag PF (bit 2)
 - Set if the least-significant byte of the result contains an even number of 1 bits; cleared otherwise.
- Adjust Flag AF (bit 4)
 - Set if an arithmetic operation generates a carry or a borrow out of bit 3 of the result; cleared otherwise.

The EFLAGS Register II

- Zero Flag ZF (bit 6)
 - Set if the result is zero; cleared otherwise
- Sign Flag SF (bit 7)
 - Set equal to the most-significant bit of the result, which is the sign bit of a signed integer
- Overflow Flag ○F (bit 11)
 - Set if the integer result is too large a positive number or too small a negative number (excluding the sign-bit) to fit in the destination operand; cleared otherwise

Instruction Pointer

- EIP/IP
 - 'Instruction Pointer'
 - Contains the offset within the code segment of the next instruction to be executed
 - Cannot be accessed directly by software



Addressing Modes
Instruction set
Interfacing memory and i/o ports

8086 Microprocessor

Introduction

Program is a set of instructions written to solve a problem. Instructions are the directions which a microprocessor follows to execute a task or part of a task. Broadly, computer language can be divided into two parts as high-level language and low level language. Low level language are machine specific. Low level language can be further divided into machine language and assembly language.


Machine language is the only language which a machine can understand. Instructions in this language are written in binary bits as a specific bit pattern. The computer interprets this bit pattern as an instruction to perform a particular task. The entire program is a sequence of binary numbers. This is a machine-friendly language but not user friendly. Debugging is another problem associated with machine language.


To overcome these problems, programmers develop another way in which instructions are written in English alphabets. This new language is known as Assembly language. The instructions in this language are termed *mnemonics*. As microprocessor can only understand the machine language so mnemonics are translated into machine language either manually or by a program known as *assembler*.


Efficient software development for the microprocessor requires a complete familiarity with the instruction set, their format and addressing modes. Here in this chapter, we will focus on the addressing modes and instructions formats of microprocessor 8086.


8086 Microprocessor Introduction **Program** A set of instructions written to solve :PROGRAM TO ADD TWO 16-BIT DATA (METHOD-1) a problem. DATA SEGMENT ORG 1104H Assembler directive SUM DW 0 CARRY DB 0 Instruction Directions which a microprocessor follows to execute a task or part of a DATA ENDS Assembler directive CODE SEGMENT Assembler directive ASSUME CS:CODE ;Assembler directive ASSUME DS:DATA ;Assembler directive ;Assembler directive Computer language ;Load the first data in AX register ;Load the second data in BX register MOV CL.OOH Clear the CL register for carry Add the two data, sum will be in AX Store the sum in memory location (1104H); Check the status of carry flag if carry flag is set, increment CL by one ADD AX, BX MOV SUM, AX JNC AHEAD Low Level **High Level** INC CL AHEAD: MOV CARRY, CL HLT ;Store the carry in memory location (1106H) Assembler directive **Machine Language Assembly Language** ■ Binary bits ■ English Alphabets ■ 'Mnemonics' Assembler Mnemonics → Machine Language


ADDRESSING MODES
































8086 Microprocessor Add	ressing Modes	Group II : Addressing modes for memory data
1. Register Addressing	Employed in string o	perations to operate on string
2. Immediate Addressing	The offertive address	· (EA) of course data is stored
3. Direct Addressing		s (EA) of source data is stored EA of destination is stored in
4. Register Indirect Addressing		
5. Based Addressing	source data is DS an	calculating base address of d that of the destination data
6. Indexed Addressing	is ES	
7. Based Index Addressing	Example: MOVS BYTE	:
8. String Addressing	Operations:	
9. Direct I/O port Addressing	•	
10. Indirect I/O port Addressing	Calculation of source EA = (SI) BA = (D	
11. Relative Addressing	Calculation of destina	ation memory location:
12. Implied Addressing	$EA_E = (DI)$ $BA_E = ($	$(ES) \times 16_{10} MA_E = BA_E + EA_E$
Note: Effective address of the Extra segment register	$(MAE) \leftarrow (MA)$	
<u> </u>		- (SI) - 1 and (DI) = (DI) - 1 - (SI) +1 and (DI) = (DI) + 1







INSTRUCTION SET

39

8086 Microprocessor

Instruction Set

8086 supports 6 types of instructions.

1. Data Transfer Instructions
2. Arithmetic Instructions
3. Logical Instructions
4. String manipulation Instructions
5. Process Control Instructions
6. Control Transfer Instructions

8086 Microprocessor

Instruction Set

1. Data Transfer Instructions


Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: Source operand and Destination operand of the same size.


Source: Register or a memory location or an immediate data Destination: Register or a memory location.

The size should be a either a byte or a word.


A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.




086 Microprocessor Ins	truction Set
1. Dat	ta Transfer Instructions
Mnemonics: MOV	, XCHG, <mark>PUSH, POP,</mark> IN, OUT
PUSH reg16/ mem	
PUSH reg16	$(SP) \leftarrow (SP) - 2$ $MA_S = (SS) \times 16_{10} + SP$ $(MA_S; MA_S + 1) \leftarrow (reg16)$
PUSH mem	(SP) ← (SP) - 2 MA _S = (SS) x 16 ₁₀ + SP (MA _S ; MA _S + 1) ← (mem)
POP reg16/ mem	
POP reg16	$MA_{S} = (SS) \times 16_{10} + SP$ $(reg16) \leftarrow (MA_{S}; MA_{S} + 1)$ $(SP) \leftarrow (SP) + 2$
POP mem	$MA_{S} = (SS) \times 16_{10} + SP$ $(mem) \leftarrow (MA_{S}; MA_{S} + 1)$ $(SP) \leftarrow (SP) + 2$




B086 Microprocessor	Instruction Set
	C, SUB, SBB, INC, DEC, MUL, DIV, CMP
ADD reg2/ mem, reg1/m ADC reg2, reg1 ADC reg2, mem ADC mem, reg1	(reg2) ← (reg1) + (reg2) (reg2) ← (reg2) + (mem) (mem) ← (mem)+(reg1)
ADD reg/mem, data ADD reg, data ADD mem, data	(reg) ← (reg)+ data (mem) ← (mem)+data
ADD A, data ADD AL, data8 ADD AX, data16	(AL) ← (AL) + data8 (AX) ← (AX) + data16
	45





B086 Microprocessor Ins	struction Set
2. A	rithmetic Instructions
Mnemonics: ADD, ADC,	SUB, SBB, INC, DEC, MUL, DIV, CMP
SUB reg2/ mem, reg1/mem	•
SUB reg2, reg1 SUB reg2, mem SUB mem, reg1	<pre>(reg2) ← (reg1) - (reg2) (reg2) ← (reg2) - (mem) (mem) ← (mem) - (reg1)</pre>
SUB reg/mem, data	
SUB reg, data SUB mem, data	(reg) ← (reg) - data (mem) ← (mem) - data
SUB A, data	
SUB AL, data8 SUB AX, data16	(AL) ← (AL) - data8 (AX) ← (AX) - data16
	47
	47





086 Microprocessor	Instruction Set
Mnemonics: ADD,	2. Arithmetic Instructions ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP
INC reg/ mem	
INC reg8	(reg8) ← (reg8) + 1
INC reg16	(reg16) ← (reg16) + 1
INC mem	(mem) ← (mem) + 1
DEC reg/ mem	
DEC reg8	(reg8) ← (reg8) - 1
DEC reg16	(reg16) ← (reg16) - 1
DEC mem	(mem) ← (mem) - 1
	49






















































```
8086 Microprocessor
                                   Instruction Set
                          4. String Manipulation Instructions
                 Mnemonics: REP, MOVS, CMPS, SCAS, LODS, STOS
                    Scan (compare) a string byte or word with accumulator
    SCAS
    SCASB
                                    MA_E = (ES) \times 16_{10} + (DI)
Modify flags \leftarrow (AL) - (MA_E)
                                    If (AL) > (MA_E), then CF = 0; ZF = 0; SF = 0
                                    If (AL) < (MA_E), then CF = 1; ZF = 0; SF = 1
                                    If (AL) = (MA_E), then CF = 0; ZF = 1; SF = 0
                                    If DF = 0, then (DI) \leftarrow (DI) + 1
If DF = 1, then (DI) \leftarrow (DI) - 1
    SCASW
                                    MA_E = (ES) \times 16_{10} + (DI)
Modify flags \leftarrow (AL) - (MA_E)
                                    If (AX) > (MA_E; MA_E + 1), then CF = 0; ZF = 0; SF = 0
                                    If (AX) < (MA_E; MA_E + 1), then CF = 1; ZF = 0; SF = 1
If (AX) = (MA_E; MA_E + 1), then CF = 0; ZF = 1; SF = 0
                                    If DF = 0, then (DI) \leftarrow (DI) + 2
                                    If DF = 1, then (DI) \leftarrow (DI) - 2
```







6 Microprocessor In	struction Set
5. Proc	essor Control Instructions
Mnemonics	Explanation
STC	Set CF ← 1
CLC	Clear CF ← 0
СМС	Complement carry CF ← CF/
STD	Set direction flag $DF \leftarrow 1$
CLD	Clear direction flag $DF \leftarrow 0$
STI	Set interrupt enable flag IF \leftarrow 1
CLI	Clear interrupt enable flag IF \leftarrow 0
NOP	No operation
HLT	Halt after interrupt is set
WAIT	Wait for TEST pin active
ESC opcode mem/ reg	Used to pass instruction to a coprocessor which shares the address and data bus with the 8086
LOCK	Lock bus during next instruction














Assembler directives




























Interfacing memory and i/o ports


87


8086 Microprocessor Memory **Processor Memory** Registers inside a microcomputer Store data and results temporarily No speed disparity ■ Cost ↑ 7 Primary or Main Memory Storage area which can be directly Memory accessed by microprocessor Store programs and data prior to Store execution **Programs** Should not have speed disparity with and Data processor ⇒ Semi Conductor memories using CMOS technology ROM, EPROM, Static RAM, DRAM Storage media comprising of slow devices such as magnetic tapes and Hold large data files and programs: Operating system, compilers, databases, permanent programs etc. 88








Memory organization in 8086 Available memory space = EPROM + RAM Allot equal address space in odd and even bank for both EPROM and RAM Can be implemented in two IC's (one for even and other for odd) or in multiple IC's












Memory mapping	I/O mapping
20 bit address are provided for I/O devices	8-bit or 16-bit addresses are provided for I/O devices
The I/O ports or peripherals can be treated like memory locations and so all instructions related to memory can be used for data transmission between I/O device and processor	Only IN and OUT instructions can be used for data transfer between I/O device and processor
Data can be moved from any register to ports and vice versa	Data transfer takes place only between accumulator and ports
When memory mapping is used for I/O devices, full memory address space cannot be used for	Full memory space can be used for addressing memory.
addressing memory.	⇒ Suitable for systems which require large memory capacity
⇒ Useful only for small systems where memory requirement is less	
For accessing the memory mapped devices, the processor executes memory read or write cycle.	For accessing the I/O mapped devices, the processor executes I/O read or write cycle.
\Rightarrow M / $\overline{10}$ is asserted high	\Rightarrow M / $\overline{10}$ is asserted low

8086 and 8088 comparison



8087 Coprocessor

8086 Microprocessor Co-processor - Intel 8087 ■ A microprocessor system comprising of two or more Multiprocessor processors system ■ Distributed processing: Entire task is divided in to subtasks Advantages ■ Better system throughput by having more than one processor ■ Each processor have a local bus to access local memory or I/O devices so that a greater degree of parallel processing can be achieved System structure is more flexible. One can easily add or remove modules to change the system configuration without affecting the other modules in the system 101

8086 Microprocessor	Co-processor – Intel 8087	
8087 coprocessor	 Specially designed to take care of mathematical calculations involving integer and floating point dat 	a
I	 "Math coprocessor" or "Numeric Data Processor (N Works in parallel with a 8086 in the maximum model 	
Features	Can operate on data of the integer, decimal and receives with lengths ranging from 2 to 10 bytes	al
	Instruction set involves square root, exponential, tangent etc. in addition to addition, subtraction, multiplication and division.	
	 High performance numeric data processor ⇒ it can multiply two 64-bit real numbers in about 27μs and calculate square root in about 36 μs 	
	4) Follows IEEE floating point standard	
	5) It is multi bus compatible	
		102

