

Internal Operation of 8086

1

Inside The 8086/8088

Concepts important to the internal operation of 8088/8086


- Pipelining
- Registers

2

Inside The 8086/8088...*pipelining*

- **Pipelining**

- Two ways to make CPU process information faster:
 - Increase the working frequency – technology dependent
 - Change the internal architecture of the CPU
- Pipelining is to allow Microprocessor to fetch and execute at the same time



3


Inside The 8088/8086...*pipelining*

Intel implemented the concept of pipelining by splitting the internal structure of the 8086/8088 into two sections that work simultaneously:

- **Execution Unit (EU)** – executes instructions previously fetched
- **Bus Interface Unit (BIU)** – accesses memory and peripherals

4

Inside The 8088/8086



5

Overview


- Registers
 - General purpose registers (8)
 - Operands for logical and arithmetic operations
 - Operands for address calculations
 - Memory pointers
 - Segment registers (6)
 - FLAGS register
 - The instruction pointer register
- The stack

6

Inside The 8088/8086...registers

• Registers


- To store information temporarily



Category	Bits	Register Names
General	16	AX, BX, CX, DX
	8	AH, AL, BH, BL, CH, CL, DH, DL
Pointer	16	SP (stack pointer), BP (base pointer)
Index	16	SI (source index), DI (destination index)
Segment	16	CS (code segment), DS (data segment)
	16	SS (stack segment), ES (extra segment)
Instruction	16	IP (instruction pointer)
Flag	16	FR (flag register)

7

Anatomy of a Register



8

32 bit Registers		16 bit Registers		8 bit Registers	
EAX	EBP	AX	BP	AH	AL
EBX	ESI	BX	SI	BH	BL
ECX	EDI	CX	DI	CH	CL
EDX	ESP	DX	SP	DH	DL
Bits 16-31		Bits 8-15		Bits 0-7	

Registers

6 Category

- General
- Pointer
- Index
- Segment
- Instruction
- Flag

EAX		AH	AX	AL
EBX		BH	 BX	BL
ECX		CH	 CX	CL
EDX		DH	 DX	DL
EBP			BP	
ESI			SI	
EDI			DI	
ESP			SP	
EIP			IP	
EFLAGS			FLAGS	

10

Register names

- | | |
|-----------------------|-------------------|
| ■ Accumulator | Segment registers |
| ■ Base index | ■ Code |
| ■ Count | ■ Data |
| ■ Data | ■ Extra |
| ■ Stack Pointer | ■ Stack |
| ■ Base Pointer | |
| ■ Destination index | |
| ■ Source index | |
| ■ Instruction Pointer | |
| ■ Flags | |

11

General Registers I

- **EAX/AX** – ‘Accumulator’
 - accumulator for operands and results data
 - usually used to store the return value of a procedure
- **EBX/BX** – ‘Base Register’
 - pointer to data in the DS segment
- **ECX/CX** – ‘Counter’
 - counter for string and loop operations
- **EDX/DX** – ‘Data Register’
 - I/O pointer

12

General Registers II

- **ESI/SI** – ‘Source Index’
 - source pointer for string operations
 - typically a pointer to data in the segment pointed to by the DS register
- **EDI/DI** – ‘Destination Index’
 - destination pointer for string operations
 - typically a pointer to data/destination in the segment pointed to by the ES register

13

General Registers III

- **EBP/BP** – ‘Base Pointer’
 - pointer to data on the stack
 - points to the current stack frame of a procedure
- **ESP/SP** – ‘Stack Pointer’
 - pointer to the top address of the stack
 - holds the stack pointer and as a general rule should not be used for any other purpose

14

Segment Registers

- **CS** – 'Code Segment'
 - contains the segment selector for the code segment where the instructions being executed are stored
- **DS (ES, FS, GS)** – 'Data Segment'
 - contains the segment selectors for the data segment where data is stored
- **SS** – 'Stack Segment'
 - contains the segment selector for the stack segment, where the procedure stack is stored

15

The EFLAGS/FLAG Register I

- Carry Flag – CF (bit 0)
 - **Set** if an arithmetic operation generates a carry or a borrow out of the most-significant bit of the result; **cleared** otherwise.
- Parity Flag – PF (bit 2)
 - **Set** if the least-significant byte of the result contains an even number of 1 bits; **cleared** otherwise.
- Adjust Flag – AF (bit 4)
 - Set if an arithmetic operation generates a carry or a borrow out of bit 3 of the result; **cleared** otherwise.

16

The EFLAGS Register II

- Zero Flag – ZF (bit 6)
 - **Set** if the result is zero; **cleared** otherwise
- Sign Flag – SF (bit 7)
 - **Set** equal to the most-significant bit of the result, which is the sign bit of a signed integer
- Overflow Flag – OF (bit 11)
 - **Set** if the integer result is too large a positive number or too small a negative number (excluding the sign-bit) to fit in the destination operand; **cleared** otherwise

17


Instruction Pointer

- **EIP/IP**
 - 'Instruction Pointer'
 - Contains the offset within the code segment of the next instruction to be executed
 - Cannot be accessed directly by software

18

The Stack

The stack starts in high memory and grows toward low memory



19

Addressing Modes
Instruction set
Interfacing memory and i/o ports

20

8086 Microprocessor

Introduction

Program is a set of instructions written to solve a problem. Instructions are the directions which a microprocessor follows to execute a task or part of a task. Broadly, computer language can be divided into two parts as high-level language and low level language. Low level language are machine specific. Low level language can be further divided into machine language and assembly language.

Machine language is the only language which a machine can understand. Instructions in this language are written in binary bits as a specific bit pattern. The computer interprets this bit pattern as an instruction to perform a particular task. The entire program is a sequence of binary numbers. This is a machine-friendly language but not user friendly. Debugging is another problem associated with machine language.

To overcome these problems, programmers develop another way in which instructions are written in English alphabets. This new language is known as Assembly language. The instructions in this language are termed *mnemonics*. As microprocessor can only understand the machine language so mnemonics are translated into machine language either manually or by a program known as *assembler*.

Efficient software development for the microprocessor requires a complete familiarity with the instruction set, their format and addressing modes. Here in this chapter, we will focus on the addressing modes and instructions formats of microprocessor 8086.

21

8086 Microprocessor

Introduction

```
;PROGRAM TO ADD TWO 16-BIT DATA (METHOD-1)

DATA SEGMENT
    ORG 1104H
    SUM DW 0
    CARRY DB 0
DATA ENDS

CODE SEGMENT
    ASSUME CS:CODE
    ASSUME DS:DATA
    ORG 1000H

    MOV AX,205AH
    MOV BX,40EDH
    MOV CL,00H
    ADD AX,BX
    MOV SUM,AX
    JNC AHEAD
    INC CL
AHEAD: MOV CARRY,CL
    HLT

CODE ENDS
END
```

Program

A set of instructions written to solve a problem.

Instruction

Directions which a microprocessor follows to execute a task or part of a task.

Computer language

High Level

Low Level

Machine Language

■ Binary bits

Assembly Language

■ English Alphabets
 ■ 'Mnemonics'
 ■ Assembler
 Mnemonics → Machine Language

22

ADDRESSING MODES

23

8086 Microprocessor

Addressing Modes

- Every instruction of a program has to operate on a data.
- The different ways in which a source operand is denoted in an instruction are known as addressing modes.

1. Register Addressing

Group I : Addressing modes for register and immediate data

2. Immediate Addressing

3. Direct Addressing

4. Register Indirect Addressing

5. Based Addressing

Group II : Addressing modes for memory data

6. Indexed Addressing

7. Based Index Addressing

8. String Addressing

9. Direct I/O port Addressing

Group III : Addressing modes for I/O ports

10. Indirect I/O port Addressing

11. Relative Addressing

Group IV : Relative Addressing mode

12. Implied Addressing

Group V : Implied Addressing mode

8086 Microprocessor **Addressing Modes** **Group I : Addressing modes for register and immediate data**

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

The instruction will specify the name of the register which holds the data to be operated by the instruction.

Example:

MOV CL, DH

The content of 8-bit register DH is moved to another 8-bit register CL

(CL) ← (DH)

25

8086 Microprocessor **Addressing Modes** **Group I : Addressing modes for register and immediate data**

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

In immediate addressing mode, an 8-bit or 16-bit data is specified as part of the instruction

Example:

MOV DL, 08H

The 8-bit data (08_H) given in the instruction is moved to DL


(DL) ← 08_H

MOV AX, 0A9FH

The 16-bit data (0A9F_H) given in the instruction is moved to AX register

(AX) ← 0A9F_H

26



8086 Microprocessor **Addressing Modes : Memory Access**

- 20 Address lines \Rightarrow 8086 can address up to $2^{20} = 1\text{M}$ bytes of memory
- However, the largest register is only 16 bits
- Physical Address will have to be calculated
Physical Address : Actual address of a byte in memory. i.e. the value which goes out onto the address bus.
- Memory Address represented in the form –
Seg : Offset (Eg - 89AB:F012)
- Each time the processor wants to access memory, it takes the contents of a segment register, shifts it one hexadecimal place to the left (same as multiplying by 16_{10}), then add the required offset to form the 20-bit address

16 bytes of contiguous memory

89AB : F012 \rightarrow 89AB \rightarrow 89AB0 (Paragraph to byte \rightarrow 89AB \times 10 = 89AB0)
 F012 \rightarrow 0F012 (Offset is already in byte unit)
 + -----
 98AC2 (The absolute address)

28

8086 Microprocessor **Addressing Modes : Memory Access**

- To access memory we use these four registers: **BX, SI, DI, BP**
- Combining these registers inside [] symbols, we can get different memory locations (**Effective Address, EA**)
- Supported combinations:

[BX + SI] [BX + DI] [BP + SI] [BP + DI]	[SI] [DI] d16 (variable offset only) [BX]	[BX + SI + d8] [BX + DI + d8] [BP + SI + d8] [BP + DI + d8]
[SI + d8] [DI + d8] [BP + d8] [BX + d8]	[BX + SI + d16] [BX + DI + d16] [BP + SI + d16] [BP + DI + d16]	[SI + d16] [DI + d16] [BP + d16] [BX + d16]

BX
BP

SI
DI

+ disp

29

8086 Microprocessor **Addressing Modes** **Group II : Addressing modes for memory data**

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

Here, the effective address of the memory location at which the data operand is stored is given in the instruction.

The effective address is just a 16-bit number written directly in the instruction.

Example:

```
MOV BX, [1354H]
MOV BL, [0400H]
```

The square brackets around the 1354_H denotes the contents of the memory location. When executed, this instruction will copy the contents of the memory location into BX register.

This addressing mode is called **direct** because the displacement of the operand from the segment base is specified directly in the instruction.

30

8086 Microprocessor **Addressing Modes** **Group II : Addressing modes for memory data**

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

In Register indirect addressing, name of the register which holds the **effective address (EA)** will be specified in the instruction.

Registers used to hold EA are any of the following registers:
BX, BP, DI and SI.

Content of the **DS register** is used for **base address calculation.**

Example:
MOV CX, [BX]

Note : Register/ memory enclosed in brackets refer to content of register/ memory

Operations:

$$EA = (BX)$$

$$BA = (DS) \times 16_{10}$$

$$MA = BA + EA$$

$$(CX) \leftarrow (MA) \text{ or,}$$

$$(CL) \leftarrow (MA)$$

$$(CH) \leftarrow (MA + 1)$$

31

8086 Microprocessor **Addressing Modes** **Group II : Addressing modes for memory data**

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

In Based Addressing, **BX or BP** is used to hold the base value for effective address and a **signed 8-bit or unsigned 16-bit displacement** will be specified in the instruction.

In case of 8-bit displacement, it is **sign extended** to 16-bit before adding to the base value.

When **BX** holds the base value of EA, 20-bit physical address is calculated from **BX and DS.**

When **BP** holds the base value of EA, **BP and SS** is used.

Example:
MOV AX, [BX + 08H]

Operations:

$$0008_H \leftarrow 08_H \text{ (Sign extended)}$$

$$EA = (BX) + 0008_H$$

$$BA = (DS) \times 16_{10}$$

$$MA = BA + EA$$

$$(AX) \leftarrow (MA) \text{ or,}$$

$$(AL) \leftarrow (MA)$$

$$(AH) \leftarrow (MA + 1)$$

32

8086 Microprocessor **Addressing Modes** **Group II : Addressing modes for memory data**

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

SI or DI register is used to hold an index value for memory data and a signed 8-bit or unsigned 16-bit displacement will be specified in the instruction.

Displacement is added to the index value in SI or DI register to obtain the EA.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.

Example:


MOV CX, [SI + 0A2H]

Operations:

$FFA2_H \leftarrow A2_H$ (Sign extended)

$EA = (SI) + FFA2_H$
 $BA = (DS) \times 16_{10}$
 $MA = BA + EA$

$(CX) \leftarrow (MA)$ or,
 $(CL) \leftarrow (MA)$
 $(CH) \leftarrow (MA + 1)$



33

8086 Microprocessor **Addressing Modes** **Group II : Addressing modes for memory data**

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

In Based Index Addressing, the effective address is computed from the sum of a base register (BX or BP), an index register (SI or DI) and a displacement.

Example:


MOV DX, [BX + SI + 0AH]

Operations:

$000A_H \leftarrow 0A_H$ (Sign extended)

$EA = (BX) + (SI) + 000A_H$
 $BA = (DS) \times 16_{10}$
 $MA = BA + EA$

$(DX) \leftarrow (MA)$ or,
 $(DL) \leftarrow (MA)$
 $(DH) \leftarrow (MA + 1)$



34

8086 Microprocessor	Addressing Modes	Group II : Addressing modes for memory data
1. Register Addressing	<p>Employed in string operations to operate on string data.</p> <p>The effective address (EA) of source data is stored in SI register and the EA of destination is stored in DI register.</p> <p>Segment register for calculating base address of source data is DS and that of the destination data is ES</p> <p>Example: MOVS BYTE</p> <p>Operations:</p> <p>Calculation of source memory location: $EA = (SI) \quad BA = (DS) \times 16_{10} \quad MA = BA + EA$</p> <p>Calculation of destination memory location: $EA_E = (DI) \quad BA_E = (ES) \times 16_{10} \quad MA_E = BA_E + EA_E$</p> <p>(MAE) ← (MA)</p> <p>If DF = 1, then $(SI) \leftarrow (SI) - 1$ and $(DI) \leftarrow (DI) - 1$ If DF = 0, then $(SI) \leftarrow (SI) + 1$ and $(DI) \leftarrow (DI) + 1$</p>	
2. Immediate Addressing		
3. Direct Addressing		
4. Register Indirect Addressing		
5. Based Addressing		
6. Indexed Addressing		
7. Based Index Addressing		
8. String Addressing		
9. Direct I/O port Addressing		
10. Indirect I/O port Addressing		
11. Relative Addressing		
12. Implied Addressing		

Note : Effective address of the Extra segment register

8086 Microprocessor	Addressing Modes	Group III : Addressing modes for I/O ports
1. Register Addressing	<p>These addressing modes are used to access data from standard I/O mapped devices or ports.</p> <p>In direct port addressing mode, an 8-bit port address is directly specified in the instruction.</p> <p>Example: IN AL, 09H</p> <p>Operations: $PORT_{addr} = 09_H$ $(AL) \leftarrow (PORT)$</p> <p>Content of port with address 09_H is moved to AL register</p>	
2. Immediate Addressing		
3. Direct Addressing		
4. Register Indirect Addressing		
5. Based Addressing		
6. Indexed Addressing		
7. Based Index Addressing		
8. String Addressing		
9. Direct I/O port Addressing		
10. Indirect I/O port Addressing		
11. Relative Addressing		
12. Implied Addressing		

8086 Microprocessor Addressing Modes Group IV : Relative Addressing mode

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

In this addressing mode, the effective address of a program instruction is specified relative to Instruction Pointer (IP) by an 8-bit signed displacement.

Example: **JZ 0AH**

Operations:


$000A_H \leftarrow 0A_H$ (sign extend)

If $ZF = 1$, then

$EA = (IP) + 000A_H$
 $BA = (CS) \times 16_{10}$
 $MA = BA + EA$

If $ZF = 1$, then the program control jumps to new address calculated above.

If $ZF = 0$, then next instruction of the program is executed.



37


8086 Microprocessor Addressing Modes Group IV : Implied Addressing mode

1. Register Addressing
2. Immediate Addressing
3. Direct Addressing
4. Register Indirect Addressing
5. Based Addressing
6. Indexed Addressing
7. Based Index Addressing
8. String Addressing
9. Direct I/O port Addressing
10. Indirect I/O port Addressing
11. Relative Addressing
12. Implied Addressing

Instructions using this mode have no operands. The instruction itself will specify the data to be operated by the instruction.

Example: **CLC**

This clears the carry flag to zero.



38

INSTRUCTION SET

39

8086 Microprocessor

Instruction Set

8086 supports 6 types of instructions.

1. Data Transfer Instructions
2. Arithmetic Instructions
3. Logical Instructions
4. String manipulation Instructions
5. Process Control Instructions
6. Control Transfer Instructions

40

8086 Microprocessor

Instruction Set**1. Data Transfer Instructions**

Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: Source operand and Destination operand of the same size.

Source: Register or a memory location or an immediate data
Destination : Register or a memory location.

The size should be either a byte or a word.

A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.

41

8086 Microprocessor

Instruction Set**1. Data Transfer Instructions**

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

MOV reg2/ mem, reg1/ mem

MOV reg2, reg1
 MOV mem, reg1
 MOV reg2, mem

(reg2) ← (reg1)
 (mem) ← (reg1)
 (reg2) ← (mem)

MOV reg/ mem, data

MOV reg, data
 MOV mem, data

(reg) ← data
 (mem) ← data

XCHG reg2/ mem, reg1

XCHG reg2, reg1
 XCHG mem, reg1

(reg2) ↔ (reg1)
 (mem) ↔ (reg1)

42

8086 Microprocessor Instruction Set	
1. Data Transfer Instructions	
Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...	
PUSH reg16/ mem	
PUSH reg16	$(SP) \leftarrow (SP) - 2$ $MA_S = (SS) \times 16_{10} + SP$ $(MA_S; MA_S + 1) \leftarrow (reg16)$
PUSH mem	$(SP) \leftarrow (SP) - 2$ $MA_S = (SS) \times 16_{10} + SP$ $(MA_S; MA_S + 1) \leftarrow (mem)$
POP reg16/ mem	
POP reg16	$MA_S = (SS) \times 16_{10} + SP$ $(reg16) \leftarrow (MA_S; MA_S + 1)$ $(SP) \leftarrow (SP) + 2$
POP mem	$MA_S = (SS) \times 16_{10} + SP$ $(mem) \leftarrow (MA_S; MA_S + 1)$ $(SP) \leftarrow (SP) + 2$

8086 Microprocessor Instruction Set	
1. Data Transfer Instructions	
Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...	
IN A, [DX]	
IN AL, [DX]	$PORT_{addr} = (DX)$ $(AL) \leftarrow (PORT)$
IN AX, [DX]	$PORT_{addr} = (DX)$ $(AX) \leftarrow (PORT)$
OUT [DX], A	
OUT [DX], AL	$PORT_{addr} = (DX)$ $(PORT) \leftarrow (AL)$
OUT [DX], AX	$PORT_{addr} = (DX)$ $(PORT) \leftarrow (AX)$
IN A, addr8	
IN AL, addr8	$(AL) \leftarrow (addr8)$
IN AX, addr8	$(AX) \leftarrow (addr8)$
OUT addr8, A	
OUT addr8, AL	$(addr8) \leftarrow (AL)$
OUT addr8, AX	$(addr8) \leftarrow (AX)$

8086 Microprocessor

Instruction Set**2. Arithmetic Instructions**Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...****ADD reg2/ mem, reg1/mem**

ADC reg2, reg1	$(reg2) \leftarrow (reg1) + (reg2)$
ADC reg2, mem	$(reg2) \leftarrow (reg2) + (mem)$
ADC mem, reg1	$(mem) \leftarrow (mem) + (reg1)$

ADD reg/mem, data

ADD reg, data	$(reg) \leftarrow (reg) + data$
ADD mem, data	$(mem) \leftarrow (mem) + data$

ADD A, data

ADD AL, data8	$(AL) \leftarrow (AL) + data8$
ADD AX, data16	$(AX) \leftarrow (AX) + data16$

45

8086 Microprocessor

Instruction Set**2. Arithmetic Instructions**Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...****ADC reg2/ mem, reg1/mem**

ADC reg2, reg1	$(reg2) \leftarrow (reg1) + (reg2) + CF$
ADC reg2, mem	$(reg2) \leftarrow (reg2) + (mem) + CF$
ADC mem, reg1	$(mem) \leftarrow (mem) + (reg1) + CF$

ADC reg/mem, data

ADC reg, data	$(reg) \leftarrow (reg) + data + CF$
ADC mem, data	$(mem) \leftarrow (mem) + data + CF$

ADC A, data

ADD AL, data8	$(AL) \leftarrow (AL) + data8 + CF$
ADD AX, data16	$(AX) \leftarrow (AX) + data16 + CF$

46

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

SUB reg2/ mem, reg1/mem	
SUB reg2, reg1	$(reg2) \leftarrow (reg1) - (reg2)$
SUB reg2, mem	$(reg2) \leftarrow (reg2) - (mem)$
SUB mem, reg1	$(mem) \leftarrow (mem) - (reg1)$
SUB reg/mem, data	
SUB reg, data	$(reg) \leftarrow (reg) - data$
SUB mem, data	$(mem) \leftarrow (mem) - data$
SUB A, data	
SUB AL, data8	$(AL) \leftarrow (AL) - data8$
SUB AX, data16	$(AX) \leftarrow (AX) - data16$

47

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

SBB reg2/ mem, reg1/mem	
SBB reg2, reg1	$(reg2) \leftarrow (reg1) - (reg2) - CF$
SBB reg2, mem	$(reg2) \leftarrow (reg2) - (mem) - CF$
SBB mem, reg1	$(mem) \leftarrow (mem) - (reg1) - CF$
SBB reg/mem, data	
SBB reg, data	$(reg) \leftarrow (reg) - data - CF$
SBB mem, data	$(mem) \leftarrow (mem) - data - CF$
SBB A, data	
SBB AL, data8	$(AL) \leftarrow (AL) - data8 - CF$
SBB AX, data16	$(AX) \leftarrow (AX) - data16 - CF$

48

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

INC reg/ mem

INC reg8	$(\text{reg8}) \leftarrow (\text{reg8}) + 1$
INC reg16	$(\text{reg16}) \leftarrow (\text{reg16}) + 1$
INC mem	$(\text{mem}) \leftarrow (\text{mem}) + 1$

DEC reg/ mem

DEC reg8	$(\text{reg8}) \leftarrow (\text{reg8}) - 1$
DEC reg16	$(\text{reg16}) \leftarrow (\text{reg16}) - 1$
DEC mem	$(\text{mem}) \leftarrow (\text{mem}) - 1$

49

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

MUL reg/ mem

MUL reg	<u>For byte</u> : $(\text{AX}) \leftarrow (\text{AL}) \times (\text{reg8})$ <u>For word</u> : $(\text{DX})(\text{AX}) \leftarrow (\text{AX}) \times (\text{reg16})$
MUL mem	<u>For byte</u> : $(\text{AX}) \leftarrow (\text{AL}) \times (\text{mem8})$ <u>For word</u> : $(\text{DX})(\text{AX}) \leftarrow (\text{AX}) \times (\text{mem16})$

IMUL reg/ mem

IMUL reg	<u>For byte</u> : $(\text{AX}) \leftarrow (\text{AL}) \times (\text{reg8})$ <u>For word</u> : $(\text{DX})(\text{AX}) \leftarrow (\text{AX}) \times (\text{reg16})$
IMUL mem	<u>For byte</u> : $(\text{AX}) \leftarrow (\text{AX}) \times (\text{mem8})$ <u>For word</u> : $(\text{DX})(\text{AX}) \leftarrow (\text{AX}) \times (\text{mem16})$

50

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

DIV reg/ mem	
DIV reg	<p><u>For 16-bit :- 8-bit :</u> $(AL) \leftarrow (AX) :- (reg8)$ Quotient $(AH) \leftarrow (AX) \text{ MOD}(reg8)$ Remainder</p> <p><u>For 32-bit :- 16-bit :</u> $(AX) \leftarrow (DX)(AX) :- (reg16)$ Quotient $(DX) \leftarrow (DX)(AX) \text{ MOD}(reg16)$ Remainder</p>
DIV mem	<p><u>For 16-bit :- 8-bit :</u> $(AL) \leftarrow (AX) :- (mem8)$ Quotient $(AH) \leftarrow (AX) \text{ MOD}(mem8)$ Remainder</p> <p><u>For 32-bit :- 16-bit :</u> $(AX) \leftarrow (DX)(AX) :- (mem16)$ Quotient $(DX) \leftarrow (DX)(AX) \text{ MOD}(mem16)$ Remainder</p>

51

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

IDIV reg/ mem	
IDIV reg	<p><u>For 16-bit :- 8-bit :</u> $(AL) \leftarrow (AX) :- (reg8)$ Quotient $(AH) \leftarrow (AX) \text{ MOD}(reg8)$ Remainder</p> <p><u>For 32-bit :- 16-bit :</u> $(AX) \leftarrow (DX)(AX) :- (reg16)$ Quotient $(DX) \leftarrow (DX)(AX) \text{ MOD}(reg16)$ Remainder</p>
IDIV mem	<p><u>For 16-bit :- 8-bit :</u> $(AL) \leftarrow (AX) :- (mem8)$ Quotient $(AH) \leftarrow (AX) \text{ MOD}(mem8)$ Remainder</p> <p><u>For 32-bit :- 16-bit :</u> $(AX) \leftarrow (DX)(AX) :- (mem16)$ Quotient $(DX) \leftarrow (DX)(AX) \text{ MOD}(mem16)$ Remainder</p>

52

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...****CMP reg2/mem, reg1/ mem****CMP reg2, reg1**Modify flags \leftarrow (reg2) - (reg1)

If (reg2) > (reg1) then CF=0, ZF=0, SF=0

If (reg2) < (reg1) then CF=1, ZF=0, SF=1

If (reg2) = (reg1) then CF=0, ZF=1, SF=0

CMP reg2, memModify flags \leftarrow (reg2) - (mem)

If (reg2) > (mem) then CF=0, ZF=0, SF=0

If (reg2) < (mem) then CF=1, ZF=0, SF=1

If (reg2) = (mem) then CF=0, ZF=1, SF=0

CMP mem, reg1Modify flags \leftarrow (mem) - (reg1)

If (mem) > (reg1) then CF=0, ZF=0, SF=0

If (mem) < (reg1) then CF=1, ZF=0, SF=1

If (mem) = (reg1) then CF=0, ZF=1, SF=0

53

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...****CMP reg/mem, data****CMP reg, data**Modify flags \leftarrow (reg) - (data)

If (reg) > data then CF=0, ZF=0, SF=0

If (reg) < data then CF=1, ZF=0, SF=1

If (reg) = data then CF=0, ZF=1, SF=0

CMP mem, dataModify flags \leftarrow (mem) - (mem)

If (mem) > data then CF=0, ZF=0, SF=0

If (mem) < data then CF=1, ZF=0, SF=1

If (mem) = data then CF=0, ZF=1, SF=0

54

8086 Microprocessor

Instruction Set

2. Arithmetic Instructions

Mnemonics: **ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...****CMP A, data****CMP AL, data8**Modify flags \leftarrow (AL) - data8

If (AL) > data8 then CF=0, ZF=0, SF=0

If (AL) < data8 then CF=1, ZF=0, SF=1

If (AL) = data8 then CF=0, ZF=1, SF=0

CMP AX, data16Modify flags \leftarrow (AX) - data16

If (AX) > data16 then CF=0, ZF=0, SF=0

If (mem) < data16 then CF=1, ZF=0, SF=1

If (mem) = data16 then CF=0, ZF=1, SF=0

55

8086 Microprocessor

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

AND A, data

AND AL, data8

(AL) \leftarrow (AL) & data8

AND AX, data16

(AX) \leftarrow (AX) & data16

AND reg/mem, data

AND reg, data

(reg) \leftarrow (reg) & data

AND mem, data

(mem) \leftarrow (mem) & data

56

8086 Microprocessor

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

OR reg2/mem, reg1/mem	
OR reg2, reg1	$(reg2) \leftarrow (reg2) \mid (reg1)$
OR reg2, mem	$(reg2) \leftarrow (reg2) \mid (mem)$
OR mem, reg1	$(mem) \leftarrow (mem) \mid (reg1)$

OR reg/mem, data	
OR reg, data	$(reg) \leftarrow (reg) \mid data$
OR mem, data	$(mem) \leftarrow (mem) \mid data$

OR A, data	
OR AL, data8	$(AL) \leftarrow (AL) \mid data8$
OR AX, data16	$(AX) \leftarrow (AX) \mid data16$

57

57

8086 Microprocessor

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

XOR reg2/mem, reg1/mem XOR reg2, reg1 XOR reg2, mem XOR mem, reg1	$(reg2) \leftarrow (reg2) \wedge (reg1)$ $(reg2) \leftarrow (reg2) \wedge (mem)$ $(mem) \leftarrow (mem) \wedge (reg1)$
XOR reg/mem, data XOR reg, data XOR mem, data	$(reg) \leftarrow (reg) \wedge data$ $(mem) \leftarrow (mem) \wedge data$
XOR A, data XOR AL, data8 XOR AX, data16	$(AL) \leftarrow (AL) \wedge data8$ $(AX) \leftarrow (AX) \wedge data16$

58

58

8086 Microprocessor

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

TEST reg2/mem, reg1/mem	
TEST reg2, reg1	Modify flags \leftarrow (reg2) & (reg1)
TEST reg2, mem	Modify flags \leftarrow (reg2) & (mem)
TEST mem, reg1	Modify flags \leftarrow (mem) & (reg1)
TEST reg/mem, data	
TEST reg, data	Modify flags \leftarrow (reg) & data
TEST mem, data	Modify flags \leftarrow (mem) & data
TEST A, data	
TEST AL, data8	Modify flags \leftarrow (AL) & data8
TEST AX, data16	Modify flags \leftarrow (AX) & data16

59

8086 Microprocessor

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

SHR reg/mem

SHR reg



i) SHR reg, 1

ii) SHR reg, CL

SHR mem

i) SHR mem, 1

ii) SHR mem, CL

$$CF \leftarrow B_{LSD} ; B_n \leftarrow B_{n-1} ; B_{MSD} \leftarrow 0$$


60

8086 Microprocessor

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

SHL reg/mem or SAL reg/mem



SHL reg or SAL reg

- i) SHL reg, 1 or SAL reg, 1
- ii) SHL reg, CL or SAL reg, CL

SHL mem or SAL mem

- i) SHL mem, 1 or SAL mem, 1
- ii) SHL mem, CL or SAL mem, CL

$$CF \leftarrow B_{MSD} ; B_{n+1} \leftarrow B_n ; B_{LSD} \leftarrow 0$$



61

8086 Microprocessor

Instruction Set

3. Logical Instructions



Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

RCR reg/mem

RCR reg

- i) RCR reg, 1
- ii) RCR reg, CL

$$B_n \leftarrow B_{n+1} ; B_{MSD} \leftarrow CF ; CF \leftarrow B_{LSD}$$



RCR mem

- i) RCR mem, 1
- ii) RCR mem, CL

62

8086 Microprocessor

Instruction Set

3. Logical Instructions

Mnemonics: **AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

ROL reg/mem

ROL reg

i) ROL reg, 1



ii) ROL reg, CL

ROL mem

i) ROL mem, 1

ii) ROL mem, CL

$$B_{n-1} \leftarrow B_n : CF \leftarrow B_{MSD} ; B_{LSD} \leftarrow B_{MSD}$$



63

8086 Microprocessor

Instruction Set

4. String Manipulation Instructions

- ❑ String : Sequence of bytes or words
- ❑ 8086 instruction set includes instruction for string movement, comparison, scan, load and store.
- ❑ REP instruction prefix : used to repeat execution of string instructions
- ❑ String instructions end with S or SB or SW.
S represents string, SB string byte and SW string word.
- ❑ Offset or effective address of the source operand is stored in SI register and that of the destination operand is stored in DI register.
- ❑ Depending on the status of DF, SI and DI registers are automatically updated.
- ❑ DF = 0 ⇒ SI and DI are incremented by 1 for byte and 2 for word.
- ❑ DF = 1 ⇒ SI and DI are decremented by 1 for byte and 2 for word.

64

8086 Microprocessor

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP**, **MOVS**, **CMPS**, **SCAS**, **LDS**, **STOS****REP****REPZ/ REPE****(Repeat CMPS or SCAS until ZF = 0)**While $CX \neq 0$ and $ZF = 1$, repeat execution of string instruction and $(CX) \leftarrow (CX) - 1$ **REPNZ/ REPNE****(Repeat CMPS or SCAS until ZF = 1)**While $CX \neq 0$ and $ZF = 0$, repeat execution of string instruction and $(CX) \leftarrow (CX) - 1$

65

8086 Microprocessor

Instruction Set

4. String Manipulation Instructions

Mnemonics: **REP**, **MOVS**, **CMPS**, **SCAS**, **LDS**, **STOS****MOVS****MOVSB** $MA = (DS) \times 16_{10} + (SI)$
 $MA_E = (ES) \times 16_{10} + (DI)$ $(MA_E) \leftarrow (MA)$ If $DF = 0$, then $(DI) \leftarrow (DI) + 1$; $(SI) \leftarrow (SI) + 1$
If $DF = 1$, then $(DI) \leftarrow (DI) - 1$; $(SI) \leftarrow (SI) - 1$ **MOVSW** $MA = (DS) \times 16_{10} + (SI)$
 $MA_E = (ES) \times 16_{10} + (DI)$ $(MA_E; MA_E + 1) \leftarrow (MA; MA + 1)$ If $DF = 0$, then $(DI) \leftarrow (DI) + 2$; $(SI) \leftarrow (SI) + 2$
If $DF = 1$, then $(DI) \leftarrow (DI) - 2$; $(SI) \leftarrow (SI) - 2$

66

8086 Microprocessor

Instruction Set

4. String Manipulation Instructions

Mnemonics: REP, MOVSB, CMPS, SCAS, LODSB, STOS

Compare two string byte or string word

CMPS

CMPSB

 $MA = (DS) \times 16_{10} + (SI)$
 $MA_E = (ES) \times 16_{10} + (DI)$
Modify flags $\leftarrow (MA) - (MA_E)$

If $(MA) > (MA_E)$, then CF = 0; ZF = 0; SF = 0
 If $(MA) < (MA_E)$, then CF = 1; ZF = 0; SF = 1
 If $(MA) = (MA_E)$, then CF = 0; ZF = 1; SF = 0

CMPSW

For byte operation

If DF = 0, then $(DI) \leftarrow (DI) + 1$; $(SI) \leftarrow (SI) + 1$
 If DF = 1, then $(DI) \leftarrow (DI) - 1$; $(SI) \leftarrow (SI) - 1$

For word operation

If DF = 0, then $(DI) \leftarrow (DI) + 2$; $(SI) \leftarrow (SI) + 2$
 If DF = 1, then $(DI) \leftarrow (DI) - 2$; $(SI) \leftarrow (SI) - 2$

67

8086 Microprocessor

Instruction Set

4. String Manipulation Instructions

Mnemonics: REP, MOVSB, CMPS, SCAS, LODSB, STOS

Scan (compare) a string byte or word with accumulator

SCAS

SCASB

 $MA_E = (ES) \times 16_{10} + (DI)$
 Modify flags $\leftarrow (AL) - (MA_E)$

If $(AL) > (MA_E)$, then CF = 0; ZF = 0; SF = 0
 If $(AL) < (MA_E)$, then CF = 1; ZF = 0; SF = 1
 If $(AL) = (MA_E)$, then CF = 0; ZF = 1; SF = 0

If DF = 0, then $(DI) \leftarrow (DI) + 1$
 If DF = 1, then $(DI) \leftarrow (DI) - 1$

SCASW

 $MA_E = (ES) \times 16_{10} + (DI)$
 Modify flags $\leftarrow (AX) - (MA_E)$

If $(AX) > (MA_E ; MA_E + 1)$, then CF = 0; ZF = 0; SF = 0
 If $(AX) < (MA_E ; MA_E + 1)$, then CF = 1; ZF = 0; SF = 1
 If $(AX) = (MA_E ; MA_E + 1)$, then CF = 0; ZF = 1; SF = 0

If DF = 0, then $(DI) \leftarrow (DI) + 2$
 If DF = 1, then $(DI) \leftarrow (DI) - 2$

8086 Microprocessor

Instruction Set

4. String Manipulation Instructions

Mnemonics: REP, MOVSB, CMPSB, SCASB, LODSB, STOSB

Load string byte in to AL or string word in to AX

LODS

LODSB

$$MA = (DS) \times 16_{10} + (SI)$$

$$(AL) \leftarrow (MA)$$

If DF = 0, then $(SI) \leftarrow (SI) + 1$
 If DF = 1, then $(SI) \leftarrow (SI) - 1$

LODSW

$$MA = (DS) \times 16_{10} + (SI)$$

$$(AX) \leftarrow (MA ; MA + 1)$$

If DF = 0, then $(SI) \leftarrow (SI) + 2$
 If DF = 1, then $(SI) \leftarrow (SI) - 2$

69

8086 Microprocessor

Instruction Set

4. String Manipulation Instructions

Mnemonics: REP, MOVSB, CMPSB, SCASB, LODSB, STOSB

Store byte from AL or word from AX in to string

STOS

STOSB

$$MA_E = (ES) \times 16_{10} + (DI)$$

$$(MA_E) \leftarrow (AL)$$

If DF = 0, then $(DI) \leftarrow (DI) + 1$
 If DF = 1, then $(DI) \leftarrow (DI) - 1$

STOSW

$$MA_E = (ES) \times 16_{10} + (DI)$$

$$(MA_E ; MA_E + 1) \leftarrow (AX)$$

If DF = 0, then $(DI) \leftarrow (DI) + 2$
 If DF = 1, then $(DI) \leftarrow (DI) - 2$

70

8086 Microprocessor

Instruction Set**5. Processor Control Instructions**

Mnemonics	Explanation
STC	Set CF $\leftarrow 1$
CLC	Clear CF $\leftarrow 0$
CMC	Complement carry CF $\leftarrow \text{CF}/$
STD	Set direction flag DF $\leftarrow 1$
CLD	Clear direction flag DF $\leftarrow 0$
STI	Set interrupt enable flag IF $\leftarrow 1$
CLI	Clear interrupt enable flag IF $\leftarrow 0$
NOP	No operation
HLT	Halt after interrupt is set
WAIT	Wait for TEST pin active
ESC opcode mem/ reg	Used to pass instruction to a coprocessor which shares the address and data bus with the 8086
LOCK	Lock bus during next instruction

71

8086 Microprocessor

Instruction Set**6. Control Transfer Instructions**

- Transfer the control to a specific destination or target instruction
- Do not affect flags

□ 8086 Unconditional transfers

Mnemonics	Explanation
CALL reg/ mem/ disp16	Call subroutine
RET	Return from subroutine
JMP reg/ mem/ disp8/ disp16	Unconditional jump

72

8086 Microprocessor

Instruction Set

6. Control Transfer Instructions

☐ 8086 signed conditional branch instructions
 ☐ 8086 unsigned conditional branch instructions

- Checks flags
- If conditions are true, the program control is transferred to the new memory location in the same segment by modifying the content of IP

73

8086 Microprocessor

Instruction Set

6. Control Transfer Instructions

☐ 8086 signed conditional branch instructions
 ☐ 8086 unsigned conditional branch instructions

Name	Alternate name	Name	Alternate name
JE disp8 Jump if equal	JZ disp8 Jump if result is 0	JE disp8 Jump if equal	JZ disp8 Jump if result is 0
JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero	JNE disp8 Jump if not equal	JNZ disp8 Jump if not zero
JG disp8 Jump if greater	JNLE disp8 Jump if not less or equal	JA disp8 Jump if above	JNBE disp8 Jump if not below or equal
JGE disp8 Jump if greater than or equal	JNL disp8 Jump if not less	JAE disp8 Jump if above or equal	JNB disp8 Jump if not below
JL disp8 Jump if less than	JNGE disp8 Jump if not greater than or equal	JB disp8 Jump if below	JNAE disp8 Jump if not above or equal
JLE disp8 Jump if less than or equal	JNG disp8 Jump if not greater	JBE disp8 Jump if below or equal	JNA disp8 Jump if not above

8086 Microprocessor

Instruction Set**6. Control Transfer Instructions**

- 8086 conditional branch instructions affecting individual flags

Mnemonics	Explanation
JC disp8	Jump if CF = 1
JNC disp8	Jump if CF = 0
JP disp8	Jump if PF = 1
JNP disp8	Jump if PF = 0
JO disp8	Jump if OF = 1
JNO disp8	Jump if OF = 0
JS disp8	Jump if SF = 1
JNS disp8	Jump if SF = 0
JZ disp8	Jump if result is zero, i.e, Z = 1
JNZ disp8	Jump if result is not zero, i.e, Z = 1

75

Assembler directives

76

8086 Microprocessor

Assembler Directives

- Instructions to the Assembler regarding the program being executed.
- Control the generation of machine codes and organization of the program; but no machine codes are generated for assembler directives.
- Also called 'pseudo instructions'
- Used to :
 - > specify the start and end of a program
 - > attach value to variables
 - > allocate storage locations to input/ output data
 - > define start and end of segments, procedures, macros etc..

77

8086 Microprocessor

Assembler Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQUPROC
FAR
NEAR
ENDP

SHORT

MACRO
ENDM

- Define Byte

- Define a byte type (8-bit) variable

- Reserves specific amount of memory locations to each variable

- Range : 00_H – FF_H for unsigned value;
00_H – 7F_H for positive value and
80_H – FF_H for negative value

- General form : **variable DB value/ values**

Example:

LIST DB 7FH, 42H, 35H

Three consecutive memory locations are reserved for the variable LIST and each data specified in the instruction are stored as initial value in the reserved memory location

78

8086 Microprocessor

Assembler Directives**DB**

- Define Word

DW

- Define a word type (16-bit) variable

**SEGMENT
ENDS**

- Reserves two consecutive memory locations to each variable

ASSUME

- Range : 0000_H – FFFF_H for unsigned value;
0000_H – 7FFF_H for positive value and
8000_H – FFFF_H for negative value

**ORG
END
EVEN
EQU**

- General form : **variable DW value/ values**

**PROC
FAR
NEAR
ENDP**

Example:

ALIST DW 6512H, 0F251H, 0CDE2H**SHORT**

Six consecutive memory locations are reserved for the variable ALIST and each 16-bit data specified in the instruction is stored in two consecutive memory location.

**MACRO
ENDM**

79

8086 Microprocessor

Assembler Directives**DB**

- **SEGMENT** : Used to indicate the beginning of a code/ data/ stack segment

DW

- **ENDS** : Used to indicate the end of a code/ data/ stack segment

**SEGMENT
ENDS**

- General form:

ASSUME**ORG
END
EVEN
EQU**

Segnam SEGMENT

...
...
...
...
...Program code
or
Data Defining Statements**PROC
FAR
NEAR
ENDP**

Segnam ENDS

SHORT**MACRO
ENDM**User defined name of
the segment

80

8086 Microprocessor

Assembler Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
FAR
NEAR
ENDP

SHORT

MACRO
ENDM

- Informs the assembler the name of the program/ data segment that should be used for a specific segment.
- General form:
ASSUME segreg : segnam, .. , segreg : segnam

Segment Register

User defined name of the segment

Example:

<pre>ASSUME CS: ACODE, DS:ADATA</pre>	<p>Tells the compiler that the instructions of the program are stored in the segment ACODE and data are stored in the segment ADATA</p>
---------------------------------------	---

81

8086 Microprocessor

Assembler Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
FAR
NEAR
ENDP

SHORT

MACRO
ENDM

- **ORG** (Origin) is used to assign the starting address (Effective address) for a program/ data segment
- **END** is used to terminate a program; statements after END will be ignored
- **EVEN** : Informs the assembler to store program/ data segment starting from an even address
- **EQU** (Equate) is used to attach a value to a variable

Examples:

ORG 1000H	Informs the assembler that the statements following ORG 1000H should be stored in memory starting with effective address 1000 _H
LOOP EQU 10FEH	Value of variable LOOP is 10FE _H
<pre>__SDATA SEGMENT ORG 1200H A DB 4CH EVEN B DW 1052H __SDATA ENDS</pre>	In this data segment, effective address of memory location assigned to A will be 1200 _H and that of B will be 1202 _H and 1203 _H .

8086 Microprocessor

Assembler Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
ENDP
FAR
NEAR

SHORT

MACRO
ENDM

- **PROC** Indicates the beginning of a procedure
- **ENDP** End of procedure
- **FAR** Intersegment call
- **NEAR** Intra segment call
- General form

```

procname PROC[NEAR/ FAR]
    ...
    ...
    ...
    RET
procname ENDP
  
```

} Program statements of the procedure

} Last statement of the procedure

User defined name of the procedure

83

8086 Microprocessor

Assembler Directives

DB

DW

SEGMENT
ENDS

ASSUME

ORG
END
EVEN
EQU

PROC
ENDP
FAR
NEAR

SHORT

MACRO
ENDM

Examples:

<pre> ADD64 PROC NEAR RET ADD64 ENDP </pre>	<p>The subroutine/ procedure named ADD64 is declared as NEAR and so the assembler will code the CALL and RET instructions involved in this procedure as near call and return</p>
<pre> CONVERT PROC FAR RET CONVERT ENDP </pre>	<p>The subroutine/ procedure named CONVERT is declared as FAR and so the assembler will code the CALL and RET instructions involved in this procedure as far call and return</p>

84

8086 Microprocessor

Assembler Directives

- DB**
- DW**
- SEGMENT**
- ENDS**
- ASSUME**
- ORG**
- END**
- EVEN**
- EQU**
- PROC**
- ENDP**
- FAR**
- NEAR**
- SHORT**
- MACRO**
- ENDM**

■ Reserves one memory location for 8-bit signed displacement in jump instructions

Example:

JMP SHORT AHEAD	The directive will reserve one memory location for 8-bit displacement named AHEAD
-----------------	---

85

8086 Microprocessor

Assembler Directives

- DB**
- DW**
- SEGMENT**
- ENDS**
- ASSUME**
- ORG**
- END**
- EVEN**
- EQU**
- PROC**
- ENDP**
- FAR**
- NEAR**
- SHORT**
- MACRO**
- ENDM**

■ **MACRO** Indicate the beginning of a macro

■ **ENDM** End of a macro

■ General form:

```

macroname MACRO[Arg1, Arg2 ...]
    ...
    ...
    ...
macroname ENDM
  
```

Program statements in the macro

User defined name of the macro


86

Interfacing memory and i/o ports

87

8086 Microprocessor

Memory




88

8086 Microprocessor

Memory organization in 8086


- Memory IC's : Byte oriented
- 8086 : 16-bit
- Word : Stored by two consecutive memory locations; for LSB and MSB
- Address of word : Address of LSB
- Bank 0 : $A_0 = 0 \Rightarrow$ Even addressed memory bank
- Bank 1 : $\overline{BHE} = 0 \Rightarrow$ Odd addressed memory bank



89

8086 Microprocessor

Memory organization in 8086



Operation	\overline{BHE}	A_0	Data Lines Used
1 Read/ Write byte at an even address	1	0	D ₇ - D ₀
2 Read/ Write byte at an odd address	0	1	D ₁₅ - D ₈
3 Read/ Write word at an even address	0	0	D ₁₅ - D ₀
4 Read/ Write word at an odd address	0	1	D ₁₅ - D ₀ in first operation byte from odd bank is transferred
	1	0	D ₇ - D ₀ in first operation byte from odd bank is transferred

8086 Microprocessor

Memory organization in 8086

- Available memory space = EPROM + RAM
- Allot equal address space in odd and even bank for both EPROM and RAM
- Can be implemented in two IC's (one for even and other for odd) or in multiple IC's

91

8086 Microprocessor

Interfacing SRAM and EPROM

- Memory interface \Rightarrow Read from and write in to a set of semiconductor memory IC chip
- EPROM \Rightarrow Read operations
- RAM \Rightarrow Read and Write

In order to perform read/ write operations,

- Memory access time < read / write time of the processor
- Chip Select (CS) signal has to be generated
- Control signals for read / write operations
- Allot address for each memory location

92

8086 Microprocessor

Interfacing SRAM and EPROM

■ Typical Semiconductor IC Chip




No of Address pins	Memory capacity			Range of address in hexa
	In Decimal	In kilo	In hexa	
20	$2^{20} = 10,48,576$	1024 k = 1M	100000	00000 to FFFFF

93

8086 Microprocessor

Interfacing SRAM and EPROM

■ Memory map of 8086



94

8086 Microprocessor

Interfacing SRAM and EPROM

Monitor Programs

- ⇒ Programing 8279 for keyboard scanning and display refreshing
- ⇒ Programming peripheral IC's 8259, 8257, 8255, 8251, 8254 etc
- ⇒ Initialization of stack
- ⇒ Display a message on display (output)
- ⇒ Initializing interrupt vector table

Note :	8279	Programmable keyboard/ display controller
	8257	DMA controller
	8259	Programmable interrupt controller
	8255	Programmable peripheral interface

95

8086 Microprocessor

Interfacing I/O and peripheral devices

I/O devices

- ⇒ For communication between microprocessor and outside world
- ⇒ Keyboards, CRT displays, Printers, Compact Discs etc.



⇒ Data transfer types

Programmed I/ O

Data transfer is accomplished through an I/O port controlled by software

Interrupt driven I/ O

I/O device interrupts the processor and initiate data transfer

Direct memory access

Data transfer is achieved by bypassing the microprocessor

Memory mapped

I/O mapped

96

8086 Microprocessor

8086 and 8088 comparison

Memory mapping	I/O mapping
20 bit address are provided for I/O devices	8-bit or 16-bit addresses are provided for I/O devices
The I/O ports or peripherals can be treated like memory locations and so all instructions related to memory can be used for data transmission between I/O device and processor	Only IN and OUT instructions can be used for data transfer between I/O device and processor
Data can be moved from any register to ports and vice versa	Data transfer takes place only between accumulator and ports
When memory mapping is used for I/O devices, full memory address space cannot be used for addressing memory.	Full memory space can be used for addressing memory.
⇒ Useful only for small systems where memory requirement is less	⇒ Suitable for systems which require large memory capacity
For accessing the memory mapped devices, the processor executes memory read or write cycle.	For accessing the I/O mapped devices, the processor executes I/O read or write cycle.
⇒ M / \overline{IO} is asserted high	⇒ M / \overline{IO} is asserted low

97

8086 and 8088 comparison

98

8086 Microprocessor

8086 and 8088 comparison

8086	8088
Similar EU and Instruction set ; dissimilar BIU	
16-bit Data bus lines obtained by demultiplexing $AD_0 - AD_{15}$	8-bit Data bus lines obtained by demultiplexing $AD_0 - AD_7$
20-bit address bus	8-bit address bus
Two banks of memory each of 512 kb	Single memory bank
6-bit instruction queue	4-bit instruction queue
Clock speeds: 5 / 8 / 10 MHz	5 / 8 MHz
In MIN mode, pin 28 is assigned the signal M / \overline{IO}	In MIN mode, pin 28 is assigned the signal IO / \overline{M}
To access higher byte, \overline{BHE} signal is used	No such signal required, since the data width is only 1-byte

99

8087 Coprocessor

100

8086 Microprocessor

Co-processor – Intel 8087

Multiprocessor system

- A microprocessor system comprising of two or more processors
- Distributed processing: Entire task is divided in to subtasks

Advantages

- Better system throughput by having more than one processor
- Each processor have a local bus to access local memory or I/O devices so that a greater degree of parallel processing can be achieved
- System structure is more flexible. One can easily add or remove modules to change the system configuration without affecting the other modules in the system

101

8086 Microprocessor

Co-processor – Intel 8087

8087 coprocessor

- Specially designed to take care of mathematical calculations involving integer and floating point data
- "Math coprocessor" or "Numeric Data Processor (NDP)"
- Works in parallel with a 8086 in the maximum mode

Features

- 1) Can operate on data of the integer, decimal and real types with lengths ranging from 2 to 10 bytes
- 2) Instruction set involves square root, exponential, tangent etc. in addition to addition, subtraction, multiplication and division.
- 3) High performance numeric data processor \Rightarrow it can multiply two 64-bit real numbers in about $27\mu s$ and calculate square root in about $36\mu s$
- 4) Follows IEEE floating point standard
- 5) It is multi bus compatible

102

