


**REPORT ON,**  
**“CADENCE EXPERIMENTS”**

**SUBMITTED BY:**

**SHREE RAKSHA B N [BU21EECE0100552]**



**VLSI** refers to the process of creating an integrated circuit (IC) by combining thousands or even millions of transistors onto a single chip. It's a pivotal technology in modern electronics manufacturing.

VLSI technology is the backbone of various electronic devices and systems, **its applications include,**

1. Microprocessors and microcontrollers
2. Memory chips (RAM, ROM, flash memory)
3. Digital signal processors (DSPs)
4. Application-specific integrated circuits (ASICs)
5. System-on-Chip (SoC) designs
6. Integrated circuits for telecommunications, networking, automotive, aerospace, and consumer electronics.

**Front-end design**, also referred to as RTL (register-transfer level) design, is the process of using high-level design languages like Verilog or VHDL to create a functional model of the system. Determining the system's logical behaviour and functional requirements, including inputs and outputs, data flow, and overall architecture, is the main goal of this design phase. Ensuring that the system will fulfil its functional requirements and specifications is largely dependent on the front-end design phase. The front-end design phase ends when the design is verified to meet the functional specifications and is finished.

The process of converting an RTL design into a physical layout that can be fabricated onto a chip is called **back-end design**, sometimes referred to as physical design. During this stage of the design process, the various components on the chip are placed and routed, and the design is optimized for power, performance, and other constraints. Ensuring that the design's physical implementation satisfies the system's performance, power, and other requirements is largely dependent on the back-end design phase.



The **Cadence tool** is a software suite used for designing and testing of system-on-chip (SoC) and integrated circuits (ICs). It provides a user-friendly interface for implementing, simulating, and testing complex analog, digital, and mixed-signal designs.

- **The key features of Cadence:**

1. **User Interface:** Cadence provides a customizable GUI that supports a wide range of tasks, from circuit design to simulation to implementation.
2. **Circuit Design:** Cadence uses a schematic-driven approach to design circuits, allowing designers to easily create and connect components, build hierarchies, and manage design variants.
3. **Simulation:** Cadence includes a suite of simulation tools that enable designers to verify their designs at various stages of the development process. It supports both analog and digital simulations with flexible and comprehensive analysis features.
4. **Layout Design:** Cadence allows designers to lay out the circuit in the physical domain using its layout editor. It supports hierarchical design, design rule checking (DRC), layout-versus-schematic (LVS), and extraction of parasitics.
5. **Design for Manufacturability (DFM):** Cadence provides a suite of tools for designing for manufacturability, including lithography simulation, stress management, and yield optimization.
6. **Integration:** Cadence can be integrated with other EDA tools, including HDL simulators, synthesis tools, and testbench generation tools.

**Aim:** To implement

1. Schematic and DC Simulation of a Resistive Voltage Divider
2. Schematic and Transient Analysis of a First Order RC Circuit
3. Study and Simulation of Operating Regions of a MOSFET
4. Schematic, Symbol and Simulation of a CMOS Inverter
5. Layout, DRC, LVS of a CMOS Inverter
6. Hierarchical Schematic and Simulation of a NAND, XOR, 1-bit Fulladder
7. Schematic and Simulation of a D-Flip Flop

**Apparatus:** PC with Oracle VM virtual box.

**Procedure:**

## STEPS TO IMPLEMENT EXPERIMENT IN CADENCE VIRTUOSO TOOL


### STEP-1: LIBRARY CREATION

- Open oracle VM virtual box.
- Click on start.
- Right click on workspace, select open in terminal.






- Type the commands,




- Explanation the commands typed in the terminal:
- **mkdir:** This command is used to create a new directory (folder) within the current directory.
- **cd:** Short for "change directory," this command is used to navigate between directories.
- **Source /usr/software/finfet18:** refers to a directory path where certain files or resources related to the Finfet18nm technology node are stored. Cadence provides design tools and solutions for integrated circuit (IC) design, and finfet technology is a type of transistor design used in modern semiconductor manufacturing processes.
- **virtuoso:** Virtuoso is a widely-used tool within Cadence for electronic design automation (EDA). It's primarily used for designing and simulating integrated circuits (ICs) and electronic systems. It includes various modules for schematic capture, layout editing, simulation, and more.
- Virtuoso tab appears
- In virtuoso tab
  - Tools>File>New>Library>select Attach to existing technology>Ok.
- Give any name. Select Attach to an existing technology library> Select analogLib>ok.




## EXP 1: SCHEMATIC AND DC SIMULATION OF A RESISTIVE VOLTAGE DIVIDER


- File>New>cell view named voltage\_divider
- Workspace opens> click on create instance > select the components.
- Add resistors R1 and R2, voltage source Vdc, and ground gnd
- Connect the circuit as shown in the figure,



- Launch ADE L and Configure DC Analysis
- Select Vout as output net and run simulation
- Values of a desired output



- Graph and final Result of the DC Simulation




**Conclusion:** The schematic and DC Simulation of a resistive voltage divider were successfully implemented.



## EXP 2: SCHEMATIC AND TRANSIENT ANALYSIS OF A FIRST ORDER RC CIRCUIT


- File>New>cell view named rc\_circuit
- Add a resistor R, a capacitor C, pulse voltage source Vpulse, ground Gnd
- Workspace opens> click on create instance > select the components.
- Connect the circuit as shown in the figure,



- Launch ADE L and configure Transient Analysis with a stop time of 2ms
- Select Vout as the output net and Run simulation
- Graph obtained





### ■ Graph Final Results




**Conclusion:** The schematic and transient analysis of a first-order RC circuit were Successfully implemented.

## EXP 3: STUDY AND SIMULATION OF OPERATING REGIONS OF A MOSFET

- File>New>cell view named mosfet\_study
- And a NMOS Transistor, a DC voltage source VDC, and ground Gnd to the schematic.
- Connect the components as per the MOSFET test circuit and name the wires appropriately.
- Workspace opens> click on create instance > select the components.
- Connect the circuit as shown in the figure,



- Launch ADE L and configure DC Analysis
- Select IDE as the output net
- Connect the components as per the MOSFET test circuit and name the wires appropriately.
- Obtained values



The screenshot shows the 'Results Display Window' in Cadence, displaying a list of simulation parameters and their values. The window has a menu bar with 'Window', 'Expressions', 'Info', and 'Help'. The title bar indicates 'Access documents, folders and network places' and 'Results Display Window'. The Cadence logo is visible in the top right corner. The list of parameters is as follows:



isub	10.1897f
pwr	4.15882n
qb	-808.072f
qbd	-4.37168f
qbi	-808.072f
qbs	0
qd	7.82022f
qdi	1.83537f
qg	811.592f
qgi	817.577f
qinw	3.55674u
qsi	-11.3397f
qsrco	-11.3397f
region	3
reversed	0
ron	264.336m
roul	34.31820
self_gain	3.46885k
type	0
vbs	0
vdb	800m
vds	800m
vdsat	38.4706m
vdsas	38.4706m
vearly	178.459
vfbeff	-1.0201
vgs	0
vgsd	-800m
vgs	0
vgsat	252.987u
vgt	-169.831m
vsat_marg	761.529m
vab	-0
vth	169.831m

**Conclusion:** The study and simulation of the operating regions of a MOSFTE were successfully implemented. The simulation of a desired output.

## EXP 4 & 5: SCHEMATIC, SYMBOL AND SIMULATION OF A CMOS INVERTER AND LAYOUT, DRC, LVS OF A CMOS INVERTER


```
Applications Places System student1
student1@cadencehost:sdpep6
File Edit View Search Terminal Help
[student1@cadencehost ~/Desktop]$ mkdir sdpep6
[student1@cadencehost ~/Desktop]$ cd sdpep6
[student1@cadencehost sdpep6]$ source /usr/software/gpd090
Welcome to Cadence Tools Suite
[student1@cadencehost sdpep6]$ virtuoso
```

- File>New>cell view named as cmos\_inverter
- Add an NMOS transistor, a PMOS transistor, a DC Voltage source VDC, and ground GND to the schematic
- Connect the components as per the CMOS Inverter circuit and name the wires appropriately
- Workspace opens> click on create instance > select the components.
- Connect the circuit as shown in the figure,






- Launch ADE L and configure Transient Analysis with a Stop time of 100ns
- Select Vout as the output net.
- Run the simulation and view the output graphs.
- Graph for DC Response



- Graph for Transient Response






- Values for a desired output

WARNING (SPECTRE-16707): Only tran supports psfml format, result of other analyses will be in psfbin format.


```

*****
DC Analysis 'dc': V0.dc = (0 V -> 1.2 V)
*****
Important parameter values:
reltol = 1e-03
abstol(V) = 1 uV
abstol(I) = 1 pA
temp = 27.0
trnoh = 27.0
tempeffects = all
gmindc = 1 pS
dc: dc = 40 mV (4 %), step = 24 mV (2 %)
dc: dc = 72 mV (6 %), step = 24 mV (2 %)
dc: dc = 96 mV (8 %), step = 24 mV (2 %)
dc: dc = 120 mV (10 %), step = 24 mV (2 %)
dc: dc = 144 mV (12 %), step = 24 mV (2 %)
dc: dc = 168 mV (14 %), step = 24 mV (2 %)
dc: dc = 192 mV (16 %), step = 24 mV (2 %)
dc: dc = 216 mV (18 %), step = 24 mV (2 %)
dc: dc = 240 mV (20 %), step = 24 mV (2 %)
dc: dc = 264 mV (22 %), step = 24 mV (2 %)
dc: dc = 288 mV (24 %), step = 24 mV (2 %)
dc: dc = 312 mV (26 %), step = 24 mV (2 %)
dc: dc = 336 mV (28 %), step = 24 mV (2 %)
dc: dc = 360 mV (30 %), step = 24 mV (2 %)
dc: dc = 384 mV (32 %), step = 24 mV (2 %)
dc: dc = 408 mV (34 %), step = 24 mV (2 %)
dc: dc = 432 mV (36 %), step = 24 mV (2 %)
dc: dc = 456 mV (38 %), step = 24 mV (2 %)
dc: dc = 480 mV (40 %), step = 24 mV (2 %)
dc: dc = 504 mV (42 %), step = 24 mV (2 %)
dc: dc = 528 mV (44 %), step = 24 mV (2 %)
dc: dc = 552 mV (46 %), step = 24 mV (2 %)
dc: dc = 576 mV (48 %), step = 24 mV (2 %)
dc: dc = 600 mV (50 %), step = 24 mV (2 %)
dc: dc = 624 mV (52 %), step = 24 mV (2 %)
dc: dc = 648 mV (54 %), step = 24 mV (2 %)
dc: dc = 672 mV (56 %), step = 24 mV (2 %)
dc: dc = 696 mV (58 %), step = 24 mV (2 %)
dc: dc = 720 mV (60 %), step = 24 mV (2 %)
dc: dc = 744 mV (62 %), step = 24 mV (2 %)
dc: dc = 768 mV (64 %), step = 24 mV (2 %)
dc: dc = 792 mV (66 %), step = 24 mV (2 %)
dc: dc = 816 mV (68 %), step = 24 mV (2 %)

```




## Layout, DRC, LVS of a CMOS Inverter




**CONCLUSION:** The schematic and Simulation of a CMOS Inverter and the layout DRC, and LVS checks, ensuring that the layout matches the schematic.

## EXP 6: Hierarchical Schematic and Simulation of a NAND, XOR, and 1-bitFulladder




- File>New>cell view named as nand\_gate, xor\_gate, and full\_adder.
- Add the necessary components NMOS and PMOS transistors and connect them as per the logic circuits for NAND, XOR, and full adder.
- Workspace opens> click on create instance > select the components.
- Connect the circuit as shown in the figure



- Create symbols for each logic gate from the schematic views.














- Launch ADE L and configure the appropriate analysis (Transient or DC)
- Select the output nets and run the simulations.
- View the output graphs to verify the functionality.





**Conclusion:** The hierarchical schematics and simulations for the NAND Gate, XOR Gate, and 1-bit full adder were successfully implemented.