

IrigSlaveClock

Reference Manual

Product Info	
Product Manager	Sven Meier
Author(s)	Sven Meier
Reviewer(s)	-
Version	1.4
Date	03.01.2023



Copyright Notice

Copyright © 2024 NetTimeLogic GmbH, Switzerland. All rights reserved. Unauthorized duplication of this document, in whole or in part, by any means, is prohibited without the prior written permission of NetTimeLogic GmbH, Switzerland

All referenced registered marks and trademarks are the property of their respective owners

Disclaimer

The information available to you in this document/code may contain errors and is subject to periods of interruption. While NetTimeLogic GmbH does its best to maintain the information it offers in the document/code, it cannot be held responsible for any errors, defects, lost profits, or other consequential damages arising from the use of this document/code.

NETTIMELOGIC GMBH PROVIDES THE INFORMATION, SERVICES AND PRODUCTS AVAILABLE IN THIS DOCUMENT/CODE "AS IS," WITH NO WARRANTIES WHATSOEVER. ALL EXPRESS WARRANTIES AND ALL IMPLIED WARRANTIES, INCLUDING WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF PROPRIETARY RIGHTS ARE HEREBY DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT SHALL NETTIMELOGIC GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL, SPECIAL AND EXEMPLARY DAMAGES, OR ANY DAMAGES WHATSOEVER, ARISING FROM THE USE OR PERFORMANCE OF THIS DOCUMENT/CODE OR FROM ANY INFORMATION, SERVICES OR PRODUCTS PROVIDED THROUGH THIS DOCUMENT/CODE, EVEN IF NETTIMELOGIC GMBH HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

IF YOU ARE DISSATISFIED WITH THIS DOCUMENT/CODE, OR ANY PORTION THEREOF, YOUR EXCLUSIVE REMEDY SHALL BE TO CEASE USING THE DOCUMENT/CODE.



Overview

NetTimeLogic's IRIG Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to a IRIG-B input.

The whole time frame decoding, algorithms and calculations are implemented in the core, no CPU is required. This allows running IRIG synchronization completely independent and standalone from the user application. The core can be configured either by signals or by an AXI4Lite-Slave Register interface.

Key Features:

- IRIG Slave Clock
- Supports IRIG-B006 and IRIG-G006 format (compatible with B004, B005, B006 and B007 IRIG-B Masters) with PWM encoded DCLS
- Optionally supports IRIG-B126 and IRIG-G146 format (compatible with B124, B125, B126 and B127 IRIG-B Masters) with AM encoded AC (requires an ADC)
- IRIG decoding and time format conversion
- IRIG supervision
- Optional support Control Bits for IRIG-Bxx0/Bxx1/Bxx4/Bxx5
- Input delay compensation
- Cable delay compensation
- Additional seconds correction to convert between UTC and TAI time (or any other time base)
- Synchronization accuracy: +/- 25ns (DCLS)
- AXI4Lite register set or static configuration
- Timestamp resolution with 50 MHz system clock: 20ns (DCLS)
- Hardware PI Servo



Revision History

This table shows the revision history of this document.

Version	Date	Revision
0.1	20.10.2016	First draft
1.0	28.10.2016	First release
1.1	20.12.2017	Status interface added
1.2	26.06.2018	Added Control Bits
1.3	16.02.2022	IRIG-G added
1.4	03.01.2023	Added Vivado upgrade version description

Table 1: Revision History



Content

1	INTRODUCTION	8
1.1	Context Overview	8
1.2	Function	9
1.3	Architecture	10
2	IRIG BASICS	12
2.1	Interface	12
2.2	Delays	14
2.3	UTC vs TAI time bases	14
3	REGISTER SET	16
3.1	Register Overview	16
3.2 3.2	Register Descriptions 2.1 General	17 17
4	DESIGN DESCRIPTION	24
4.1	Top Level - Irig Slave	24
	Design Parts 2.1 RX Processor 2.2 Registerset	32 32 36
	Configuration example 3.1 Static Configuration 3.2 AXI Configuration	40 40 40
	Clocking and Reset Concept 4.1 Clocking 4.2 Reset	41 41 41



5	RESOURCE USAGE	43
5.1	Intel/Altera (Cyclone V)	43
5.2	AMD/Xilinx (Artix 7)	43
6	DELIVERY STRUCTURE	44
7	TESTBENCH	45
7.1	Run Testbench	45
8	REFERENCE DESIGNS	47
8.1	Intel/Altera: Terasic SocKit	47
8.2	AMD/Xilinx: Digilent Arty	48
8.3	AMD/Xilinx: Vivado version	49



Definitions

Definitions	
IRIG Slave Clock	A clock that can synchronize itself to an IRIG input
PI Servo Loop	Proportional-integral servo loop, allows for smooth corrections
Offset	Phase difference between clocks
Drift	Frequency difference between clocks

Table 2: Definitions

Abbreviations

Abbreviations	
AXI	AMBA4 Specification (Stream and Memory Mapped)
BCD	Binary Coded Decimal
PWM	Pulse Width Modulation
DCLS	DC Level Shift
IRQ	Interrupt, Signaling to e.g. a CPU
IRIG	Inter Range Instrumentation Group Timecode
IS	IRIG Slave
TS	Timestamp
ТВ	Testbench
LUT	Look Up Table
FF	Flip Flop
RAM	Random Access Memory
ROM	Read Only Memory
FPGA	Field Programmable Gate Array
VHDL	Hardware description Language for FPGA's

Table 3: Abbreviations



1 Introduction

1.1 Context Overview

The IRIG Slave Clock is meant as a co-processor handling an IRIG input. It takes an IRIG input, converts the pulse width modulated (PWM) data stream into a binary format, decodes the BCD encoded time of day and converts it to a second/nanosecond format. In parallel it takes a timestamp when the reference marker is detected. It then calculates the offset and drift of the local clock against the reference clock from the IRIG master and corrects it. It also extracts the Control Bits for processing by the user.

The IRIG Slave Clock is designed to work in cooperation with the Counter Clock core from NetTimeLogic (not a requirement). It contains an AXI4Lite slave for configuration and status supervision from a CPU, this is however not required since the IRIG Slave Clock can also be configured statically via signals/constants directly from the FPGA.

Optionally the IRIG Slave Clock can also handle AC/AM encoded IRIG-B/IRIG-G with an external ADC and an AC/AM to DCLS converter. Contact us for details






Figure 1: Context Block Diagram

1.2 Function

The IRIG Slave Clock takes an IRIG signal, decodes the IRIG input data stream and converts the signal from a DCLS encoded PWM signal to a BCD encoded time and converts it then into UTC in time of day format. In parallel it detects the start of second condition and generates a PPS. Then it converts the UTC time in time of day format into TAI format in seconds since 1.1.1970 without leap seconds. It also takes a timestamp of the rising edge of the PPS. After 2 consecutive correct PPS timestamps are taken and 2 consecutive IRIG time frames were decoded, the calculation of offset and drift is started. For offset correction an additional cable delay and time base correction value is added to the calculation to compensate the propagation delay between the master and slave and the offset between the different time-domains (UTC, TAI etc.). Offset and drift corrections are feed to the PI servo loops of the Adjustable Counter Clock Core and the output of the Servo loop used for the next calculations. In case of an error the correction is stopped until



two IRIG time frames were correctly decoded again after the error flag was deasserted.

1.3 Architecture

The core is split up into different functional blocks for reduction of the complexity, modularity and maximum reuse of blocks. The interfaces between the functional blocks are kept as small as possible for easier understanding of the core.




Figure 2: Architecture Block Diagram

Register Set

This block allows reading status values and writing configuration.

IRIG Decoder

This block decodes the IRIG input data stream and converts the signal from a DCLS encoded PWM signal to a BCD encoded time and converts it then into UTC in time of day format. In parallel it detects the start of second condition and generates a PPS and extracts the Control Bits.

Time Converter

This block converts the UTC time in time of day format into TAI format in seconds since 1.1.1970 without leap seconds

IRIG Processor



This block takes a timestamp of the rising edge of the IRIG marker, takes the propagation delay of the cable into account, calculates the offset and the drift and adjusts the local clock.



2 IRIG Basics

2.1 Interface

IRIG is a very simple interface and can be either DC Level shift or Amplitude modulated on a base frequency and has Pulse Width modulated symbols. It is a continuous data stream of "One", "Zero" and "Mark" symbols with symbol patterns to mark the beginning of a time frame. The reference point is the edge to the active level of the reference mark; this shall be at the second overflow of the reference clock. This edge shall be very accurate compared to the other edges of the symbols of a time frame. A time frame can be repeated from multiple times a second to once every multiple second, depending on the IRIG code used. Also the number of bits in a time frame varies from 60 to 100 bits and the time frame content is depending on the IRIG code. This core supports the IRIG-B B007 and IRIG-G G006 code (optionally also the other codes) which generates a time frame of 100 bits once every second.

An IRIG-B time frame in B007/B127 format contains the following:

- Second (BCD encoded)
- Minute (BCD encoded)
- Hour (BCD encoded)
- Day of Year (BCD encoded)
- Year (BCD encoded)
- Seconds of Day (Straight Binary encoded)




Figure 3: IRIG-B B007/B127 time frame



The B007/B127 format is in principle compatible with B004/B124, B005/B125, B006/B126 and B007/B127 IRIG-B Slaves which only check the time fields.

An IRIG-B time frame in B004/B124 format contains the following:

- Second (BCD encoded)
- Minute (BCD encoded)
- Hour (BCD encoded)
- Day of Year (BCD encoded)
- Year (BCD encoded) (Control Bits 0:8)
- Control Bits 9:17
- Control Bits 18:26
- Seconds of Day (Straight Binary encoded) unused




Figure 4: IRIG-B B004/B124 time frame

So, in addition to IRIG-B007/B127 Control Bits are transferred which can be used to send user data or IEEE1344 or C37.118 Information to the Slave.

An IRIG-G time frame in G006/B146 format contains the following:

- Second (BCD encoded)
- Minute (BCD encoded)
- Hour (BCD encoded)
- Day of Year (BCD encoded)
- Year (BCD encoded)
- Milliseconds (BCD encoded)
- Control Bits






Figure 5: IRIG-G G006/B146 time frame

For high accuracy synchronization delays have to be compensated for. An IRIG network is normally a one-to-many configuration: one IRIG master synchronizes multiple IRIG slaves of different distance from the master.

2.2 Delays

There are two kinds of delays in an IRIG Network. One is the input delay of the IRIG signal from the connector to the core (or also the Sine Wave Encoding ADC reading); this shall be constant and is compensated for. The second delay is the propagation delay of the signal from the master to the slave. This is dependent on the cable length and medium: 15cm of copper cable are equal to roughly 1ns of propagation delay. This delay can be set in the core, e.g. for compensation of the cable length to a time server on the building's roof.

2.3 UTC vs TAI time bases

IRIG time frames contain the time of day on UTC base. UTC has an offset to TAI which is the time base normally used for the Counter Clock. This time offset can be set in the core so the local clock can still run on a TAI base. UTC in comparison to TAI or GPS time has so called leap seconds. A leap second is an additional second which is either added or subtracted from the current time to adjust for the earth rotation variation over time. Until 2016 UTC had additional 36 leap seconds, therefore TAI time is currently 36 seconds ahead of UTC. The issue with UTC time is, that the time makes jumps with the leap seconds which may cause that synchronized nodes go out of sync for a couple of seconds. Leap seconds are normally



introduced at midnight of either the 30 of June or 31 of December. For an additional leap second the seconds counter of the UTC time will count to 60 before wrapping around to zero, for one fewer leap second the UTC second counter will wrap directly from 58 to 0 by skipping 59 (this has not happened yet).

Be aware that this core takes no additional precautions to handle leap seconds, so it will make a time jump at a UTC leap second and will lose synchronization since it thinks that it has an offset of one second at tries to readjust this offset. A way to avoid this is to disable the adjustment at the two dates right before midnight (e.g. one minute earlier), wait for the leap second to happen, fetch some time server to get the new offset between TAI and UTC, set this offset to the core and enable the core again. This way the local clock on TAI base makes no jump since the new offset is already taken into account. The only issue with this is that for the time around midnight the clock is free running without a reference.



3 Register Set

This is the register set of the IRIG Slave Clock. It is accessible via AXI4Lite Memory Mapped. All registers are 32bit wide, no burst access, no unaligned access, no byte enables, no timeouts are supported. Register address space is not contiguous. Register addresses are only offsets in the memory area where the core is mapped in the AXI inter connects. Non existing register access in the mapped memory area is answered with a slave decoding error.

3.1 Register Overview

Registerset Overview										
Name	Description	Offset	Access							
Irig SlaveControl Reg	IRIG Slave Enable Control Register	0x0000000	RW							
Irig SlaveStatus Reg	IRIG Slave Error Status Register	0x0000004	WC							
Irig SlaveVersion Reg	IRIG Slave Version Register	0x000000C	RO							
Irig SlaveCorrection Reg	IRIG Slave Second Corrections Register	0x0000010	RW							
Irig SlaveCableDelay Reg	IRIG Slave Cable Delay Register	0x00000020	RW							
Irig SlaveControlBits Reg	IRIG Slave Control Bits Register	0x0000014	RO							

Table 4: Register Set Overview

IrigSlave Reference Manual 1.4 Page 16 of 51



3.2 Register Descriptions

3.2.1 General

3.2.1.1 IRIG Slave Control Register

Used for general control over the IRIG Slave Clock, all configurations on the core shall only be done when disabled.

IRIG SlaveControl Reg														
Reg Description														
31 30 29 28 27 26	25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0											
1	IRIG_MODE	ı	ENABLE											
RO	RW	RO	RW											
		Reset: 0x0000000	,											
		Offset: 0x0000												

Name	Description	Bits	Access
-	Reserved, read 0	Bit:31:26	RO
IRIG_MODE	IRIG-B = 1, IRIG-G = 2, others NON	Bit: 25:24	RW
-	Reserved, read 0	Bit:23:1	RO

IrigSlave Reference Manual 1.4 Page 17 of 51



ENABLE Bit: O RW

IrigSlave Reference Manual 1.4 Page 18 of 51



3.2.1.2 IRIG Slave Status Register

Shows the current status of the IRIG Slave Clock.

lri	Irig SlaveStatus Reg																														
Re	g De	scrip	tion																												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																															\simeq
																															ERRO
																															ER.
																															ш
															RO																WC
													F			0000		O													
														Off	fset:	0x0(004														


Name	Description	Bits	Access
-	Reserved, read 0	Bit: 31:1	RO
ERROR	IRIG Error (sticky)	Bit: 0	WC

IrigSlave Reference Manual 1.4 Page 19 of 51



3.2.1.3 IRIG Slave Version Register

Version of the IP core, even though is seen as a 32bit value, bits 31 down to 24 represent the major, bits 23 down to 16 the minor and bits 15 down to 0 the build numbers.




Name	Description	Bits	Access
VERSION	Version of the core	Bit: 31:0	RO

IrigSlave Reference Manual 1.4 Page 20 of 51



3.2.1.4 IRIG Slave Correction Register

Correction register to compensate for leap seconds between the different time domains. IRIG is UTC time, all other time in the system is TAI, this leads to a correction of 36 seconds by 2016.



Name	Description	Bits	Access
COR_SIGN	Correction sign	Bit: 31	RW
	Correction in seconds to the time extracted from the IRIG => used to convert between TAI, UTC and GPS (leap seconds)	Bit: 30:0	RW

IrigSlave Reference Manual 1.4 Page 21 of 51



3.2.1.5 IRIG Slave Cable Delay Register

This register allows to compensate for the propagation delay of the cable between the IRIG master and the IRIG slave. To calculate the delay a rule of thumb says around 1ns per 15cm of cable.

Irig SlaveCableDelay Reg			
Reg Description			
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		
	≻		
	Á		
	Ξ Ω		
1	Щ		
	A B L		
	C		
RO	RW		
Reset: 0x0000000			
Offset: 0x0020			

Name	Description	Bits	Access
-	Reserved, read 0	Bit: 31:16	RO
CABLE_DELAY	Cable delay of cable to master in nanoseconds (15cm is around 1ns)	Bit: 15:0	RW

IrigSlave Reference Manual 1.4 Page 22 of 51



3.2.1.6 IRIG Slave Control Bits Register

Received Control bits. Representing Bit50-Bit58 & Bit60-Bit68 & Bit70-Bit78 of the IRIG frame: Bit50 => Bit0, Bit78 => Bit26 of the register. When IRIG-B004/B005 is used only Bit60-Bit68 & Bit70-Bit78 are representing control bits in the register, Bit50-Bit58 are representing the year information.

Irig SlaveControlE	Bits Reg			
Reg Description				
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
,	CONTROL_BITS			
RO RO				
0x0000000				
	Offset: 0x0014			

Name	Description	Bits	Access
-	Reserved, read 0	Bit:31:27	RO
CONTROL_BITS	Received Control bits for IRIG-B004/B005	Bit: 26:0	RO

IrigSlave Reference Manual 1.4 Page 23 of 51



4 Design Description

The following chapters describe the internals of the IRIG Slave Clock: starting with the Top Level, which is a collection of subcores, followed by the description of all subcores.

4.1 Top Level - Irig Slave

4.1.1.1 Parameters

The core must be parametrized at synthesis time. There are a couple of parameters which define the final behavior and resource usage of the core.

Name	Туре	Size	Description
StaticConfig_Gen	boolean	1	If Static Configuration or AXI
<u> </u>			is used
IrigBSupport_Gen	boolean	1	If IRIG-B is supported
IrigGSupport_Gen	boolean	1	If IRIG-G is supported
ClockClkPeriod	natural	1	Clock Period in Nanosecond:
Nanosecond_Gen	riaturai	,	Default for 50 MHz = 20 ns
Innut Dolov			Input delay of the IRIG from
InputDelay	natural	1	the connector to the input
Nanosecond_Gen			signal.
AxiAddressRange	std_logic_vector	32	AXI Base Address
Low_Gen	364_10910_10001	52	
AxiAddressRange			AXI Base Address plus Regis-
	std_logic_vector	32	terset Size
High_Gen			Default plus 0xFFFF
			If in Testbench simulation
Sim Con	booloop	1	mode:
Sim_Gen	Sim_Gen boolean	I	true = Simulation, false =
			Synthesis

Table 5: Parameters

4.1.1.2 Structured Types

4.1.1.2.1 Clk_Time_Type



Defined in Clk_Package.vhd of library ClkLib

Type represents the time used everywhere. For this type overloaded operators + and - with different parameters exist.

Field Name	Туре	Size	Description
Second	std_logic_vector	32	Seconds of time
Nanosecond	std_logic_vector	32	Nanoseconds of time
Fraction	std_logic_vector	2	Fraction numerator (mostly
1 Tuction	std_logic_vector 2	not used)	
Sign	std logic	1	Positive or negative time, 1 =
31911	sta_logic	,	negative, 0 = positive.
TimeJump	p std logic	1	Marks when the clock makes a
- Hilleddinp	1 3.00_10910	'	time jump (mostly not used)

Table 6: Clk_Time_Type

4.1.1.2.2 Clk_TimeAdjustment_Type

Defined in Clk_Package.vhd of library ClkLib

Type represents the time used everywhere. For this type overloaded operators + and - with different parameters exist.

Field Name	Туре	Size	Description
TimeAdjustment	Clk_Time_Type	1	Time to adjust
			Adjustment interval, for the
			drift correction this is the
			denumerator of the rate in
			nanoseconds (TimeAdjust-
	std_logic_vector	32	ment every Interval = drift
Interval			rate), for offset correction this
			is the period in which the time
			shall be corrected (TimeAd-
			justment in Interval), for set-
			ting the time this has no mean-
			ing.
Valid	std logic	1	Whether the Adjustment is
v aliu	std_logic	I	valid or not

Table 7: Clk_TimeAdjustment_Type



4.1.1.2.3 Irig_SlaveStaticConfig_Type

Defined in Irig_SlaveAddrPackage.vhd of library IrigLib This is the type used for static configuration.

Field Name	Туре	Size	Description
IrigMode	Irig_Mode_Type	3	Define the modes: Unknown_E, IrigB_E, IrigG_E
Correction	Clk_Time_Type	1	Time to correct the parsed time to correct UTC to TAI or another base.
CableDelay	std_logic_vector	16	Compensation value for the cable delay between master and slave in Nanoseconds: 1ns = 15cm

Table 8: Irig_SlaveStaticConfig_Type

4.1.1.2.4 Irig_SlaveStaticConfigVal_Type

Defined in Irig_SlaveAddrPackage.vhd of library IrigLib
This is the type used for valid flags of the static configuration.

Field Name	Туре	Size	Description
Enable_Val	std_logic	1	Enables the IRIG Slave

Table 9: Irig_SlaveStaticConfigVal_Type

4.1.1.2.5 Irig_SlaveStaticStatus_Type

Defined in Irig_SlaveAddrPackage.vhd of library IrigLib This is the type used for static status supervision.

Field Name	Туре	Size	Description
CoreInfo	Clk_CoreInfo_ Type	1	Info about the Cores state
Utcinfo	Clk_UtcInfo_Typ	1	Info about UTC details
IrigMode	Irig_Mode_Type	3	Define the modes:



			Unknown_E, IrigB_E, IrigG_E
ControlBits	std_logic_vector	27	Received Control Bits

Table 10: Irig_SlaveStaticStatus_Type

4.1.1.2.6 Irig_SlaveStaticStatusVal_Type

Defined in Irig_SlaveAddrPackage.vhd of library IrigLib

This is the type used for valid flags of the static status supervision.

Field Name	Туре	Size	Description
CoreInfo_Val	std_logic	1	Core Info valid
UtcInfo_Val	std_logic	1	UTC Info valid

Table 11: Irig_SlaveStaticStatusVal_Type



4.1.1.3 Entity Block Diagram




Figure 6: IRIG Slave Clock

4.1.1.4 Entity Description

Rx Processor

This module handles the incoming IRIG signal. It decodes the IRIG input data stream and converts the signal from a DCLS encoded PWM signal to a BCD encoded time and converts it then into UTC in time of day format. In parallel it detects the start of second condition and generates a PPS. Then it converts the UTC time in time of day format into TAI format in seconds since 1.1.1970 without leap seconds. It also takes a timestamp of the rising edge of the PPS, takes the propagation delay of the cable into account, calculates the offset and the drift against the encoded time and adjusts the local clock.

See 4.2.1 for more details.

Registerset

This module is an AXI4Lite Memory Mapped Slave. It provides access to all registers and allows configuring the IRIG Slave Clock. It can be configured to either run in AXI or StaticConfig mode. If in StaticConfig mode, the configuration of the registers is done via signals and can be easily done from within the FPGA without CPU. If in AXI mode, an AXI Master has to configure the registers with AXI writes to the registers, which is typically done by a CPU See 4.2.2 for more details.

4.1.1.5 Entity Declaration

Name	Dir	Туре	Size	Description		
Generics						
General						



StaticConfig_Gen	-	boolean	1	If Static Configura- tion or AXI is used		
IrigBSupport_Gen	-	boolean	1	If IRIG-B is support-		
IrigGSupport_Gen	-	boolean	1	If IRIG-G is support-		
ClockClkPeriod Nanosecond_Gen	-	natural	1	Integer Clock Period		
InputDelay Nanosecond_Gen	-	natural	1	Input delay of the IRIG from the connector to the input signal.		
AxiAddressRange Low_Gen	-	std_logic_vector	32	AXI Base Address		
AxiAddressRange High_Gen	-	std_logic_vector	32	AXI Base Address plus Registerset Size		
Sim_Gen	-	boolean	1	If in Testbench simulation mode		
Ports						
		Ports				
System SysClk ClkIn	in		1	System Clock		
System SysClk_ClkIn SysRstN_RstIn	in in	std_logic std_logic	1 1	System Clock System Reset		
SysClk_ClkIn SysRstN_RstIn Delay Input SineWaveDelay Nanosecond_DatIn		std_logic		_		
SysClk_ClkIn SysRstN_RstIn Delay Input SineWaveDelay	in	std_logic std_logic	1	System Reset Delay of a Sine		
SysClk_ClkIn SysRstN_RstIn Delay Input SineWaveDelay Nanosecond_DatIn Config StaticConfig_DatIn StaticConfig_ValIn	in in	std_logic std_logic natural	1	System Reset Delay of a Sine Wave Decoder		
SysClk_ClkIn SysRstN_RstIn Delay Input SineWaveDelay Nanosecond_DatIn Config StaticConfig_DatIn	in in	std_logic std_logic natural Irig_Slave StaticConfig_Type Irig_Slave StaticConfigVal _Type	1 1	System Reset Delay of a Sine Wave Decoder Static Configuration Static Configuration valid		
SysClk_ClkIn SysRstN_RstIn Delay Input SineWaveDelay Nanosecond_DatIn Config StaticConfig_DatIn StaticConfig_ValIn	in in	std_logic std_logic natural Irig_Slave StaticConfig_Type Irig_Slave StaticConfigVal	1 1	System Reset Delay of a Sine Wave Decoder Static Configuration Static Configuration		
SysClk_ClkIn SysRstN_RstIn Delay Input SineWaveDelay Nanosecond_DatIn Config StaticConfig_DatIn StaticConfig_ValIn Status	in in in	std_logic std_logic natural Irig_Slave StaticConfig_Type Irig_Slave StaticConfigVal _Type Irig_Slave	1 1 1	System Reset Delay of a Sine Wave Decoder Static Configuration Static Configuration valid		



Timer1ms_EvtIn	in	std_logic	1	Millisecond timer adjusted with the Clock
Time Input ClockTime_DatIn	in	Clk_Time_Type	1	Adjusted PTP Clock Time
ClockTime_ValIn	in	std_logic	1	Adjusted PTP Clock Time valid
AXI4 Lite Slave AxiWriteAddrValid _ValIn	in	std_logic	1	Write Address Valid
AxiWriteAddrReady _RdyOut	out	std_logic	1	Write Address Ready
AxiWriteAddrAddress _AdrIn	in	std_logic_vector	32	Write Address
AxiWriteAddrProt _DatIn	in	std_logic_vector	3	Write Address Protocol
AxiWriteDataValid Valln	in	std_logic	1	Write Data Valid
AxiWriteDataReady RdyOut	out	std_logic	1	Write Data Ready
AxiWriteDataData DatIn	in	std_logic_vector	32	Write Data
AxiWriteDataStrobe DatIn	in	std_logic_vector	4	Write Data Strobe
AxiWriteRespValid _ValOut	out	std_logic	1	Write Response Valid
AxiWriteRespReady _RdyIn	in	std_logic	1	Write Response Ready
AxiWriteResp Response_DatOut	out	std_logic_vector	2	Write Response
AxiReadAddrValid _ValIn	in	std_logic	1	Read Address Valid
AxiReadAddrReady _RdyOut	out	std_logic	1	Read Address Ready
AxiReadAddrAddress _AdrIn	in	std_logic_vector	32	Read Address
AxiReadAddrProt _DatIn	in	std_logic_vector	3	Read Address Protocol
AxiReadDataValid _ValOut	out	std_logic	1	Read Data Valid
	in	std_logic	1	Read Data Ready
AxiReadData Response_DatOut	out	std_logic_vector	2	Read Data
AxiReadDataData _DatOut	out	std_logic_vector	32	Read Data Re-



				sponse
Pulse Per Second Input				
lrig_DatIn	in	std_logic	1	IRIG input from an IRIG Master
Time Adjustment Outpu	ut		I	
TimeAdjustment _DatOut	out	Clk_TimeAdjustment _Type	1	Time to set hard (unused)
TimeAdjustment _ValOut	out	std_logic	1	Time valid (unused)
Offset Adjustment Out	out			
OffsetAdjustment _DatOut	out	Clk_TimeAdjustment _Type	1	Calculated new Offset between Master and Slave
OffsetAdjustment _ValOut	out	std_logic;	1	Calculated new Offset valid
Drift Adjustment Outpu	it		Ī	
DriftAdjustment _DatOut	out	Clk_TimeAdjustment _Type	1	Calculated new Drift between Master and Slave
DriftAdjustment _ValOut	out	std_logic;	1	Calculated new Drift valid
Offset Adjustment Inpu	t			
OffsetAdjustment _DatIn	in	Clk_TimeAdjustment _Type	1	Calculated new Offset after the PI Servo loop
OffsetAdjustment _ValIn	in	std_logic;	1	Calculated new Offset after the PI Servo loop valid
Drift Adjustment Input			1	
DriftAdjustment _DatIn	in	Clk_TimeAdjustment _Type	1	Calculated new Drift after the PI Servo loop
DriftAdjustment _Valln	in	std_logic	1	Calculated new Drift after the PI Servo loop valid

Table 12: IRIG Slave Clock



4.2 Design Parts

The IRIG Slave Clock core consists of a couple of subcores. Each of the subcores itself consist again of smaller function block. The following chapters describe these subcores and their functionality.

4.2.1 RX Processor

4.2.1.1 Entity Block Diagram




Figure 7: RX Processor

4.2.1.2 Entity Description

IRIG Interface Adapter

This module decodes the IRIG input data stream and converts the signal from a DCLS encoded PWM signal to a BCD encoded time and converts it then into UTC in time of day format. In parallel it detects the start of second condition and generates a PPS. It also extracts the Control Bits (including the Year part)

PPS Timestamper

This module takes a timestamp. of the Counter Clock at the detection of the rising edge of the PPS and compensates the input delay and potential delay from the Sine Wave Decoding. The input PPS is generated at the detection of the Mark symbol by the IRIG Interface Adapter

Time Converter

This module converts the time from the Time of Day format: hh:mm:ss ddd:yyyy into seconds since midnight 1.1.1970. It loops over the years and days taking the



leap years into account and finally adds the seconds of the hours, minutes and seconds. After this conversion, a final correction is done to adjust the second to the next second. Then this time is passed to the adjustment calculation module.

Adjustment Calculation

This module calculates the drift and offset of the local clock and corrects it. It takes the cable delay and additional correction into account for the offset correction. After enabling or error detection the calculation waits for two consecutive calculations before adjusting the clock again.

4.2.1.3 Entity Declaration

Name	Dir	Туре	Size	Description		
Generics						
General						
ClockClkPeriod		natural	1	Clock Period in		
Nanosecond_Gen		riaturar	'	Nanosecond		
IrigBSupport_Gen	_	boolean	1	If IRIG-B is support-		
mgbodpport_ocn		Doorean	'	ed		
 IrigGSupport_Gen	_	boolean	1	If IRIG-G is support-		
		Doolean	'	ed		
Sim_Gen	_	boolean	1	If in Testbench		
3iiii_0cii		Doolean	1	simulation mode		
RX Processor						
				Input delay of the		
InputDelay	_	 natural	1	IRIG from the con-		
Nanosecond_Gen		riacarar	'	nector to the input		
				signal.		
		Ports				
System	•		1	Conton Charle		
SysClk_ClkIn	in	std_logic	1	System Clock		
SysRstN_RstIn	in	std_logic	1	System Reset		
Delay Input			ı	Dalamata Cina		
SineWaveDelay	in	natural	1	Delay of a Sine		
Nanosecond_DatIn				Wave Decoder		
Timer				Millisecond timer		
T: 1 5 11	in	std_logic	1	adjusted with the		
Timer1ms_EvtIn	111		'	Clock		
				CIUCK		



ClockTime_DatIn in Clk_Time_Type 1 Adjusted PTP Clock Time ClockTime_ValIn in std_logic 1 Adjusted PTP Clock Time valid IRIG Mode Input IrigMode_DatIn in Irig_Mode_Type 1 IRIG Mode: Unknown_E, IrigB_E, IrigG_E IRIGETOUT IRIG	Time Input				
ClockTime_Valln in std_logic 1 Time valid IRIG Mode Input Irig_Mode_Type 1 IRIG Mode: Unknown_E, IrigB_E, IrigG_E IRIG Error Output Irig_ErrOut out std_logic_vector 1 Indicates an error in the decoding Enable Input Enable Enaln in std_logic 1 Enables the correction and supervision IRIG Cable Delay Input Propagation delay of the IRIG signal from the master source to the connector. IRIG Correction Input Additional correction to convert from IrigCorrection_Datin in Clk_Time_Type 1 UTC to a different time format with an offset IRIG Control Bits Output Clk_Time_Type 1 UTC to a different time format with an offset IRIG Input Irig_Datin in std_logic 1 IRIG input from an IRIG Master IRIG Input Clk_TimeAdjustment Output Clk_TimeAdjustment Calculated new Offset Adjustment Output Std_logic: 1 Calculated new Offset Adjustment Output Std_logic: 1 Calculated new Offset Adjustment Output Std_logic: 1 Calculated new Offset Adjustment Output Output Std_logic: 1 Calculated new Offset Adjustment Output Output Std_logic: 1 Calculated new Offset Adjustment Output Outp		in	Clk_Time_Type	1	Time
IrigMode_DatIn Irig_Mode_Type 1		in	std_logic	1	
IrigMode_DatIn In Irig_Mode_Type 1 Unknown_E, IrigB_E, IrigG_E	IRIG Mode Input			l	
Indicates an error in the decoding		in	lrig_Mode_Type	1	Unknown_E,
Irig_ErrOut	IRIG Error Output				
Enable_Enaln in std_logic IRIG Cable Delay Input Propagation delay of the IRIG signal from the master source to the connector. IRIG Correction Input IrigCorrection_DatIn In CIk_Time_Type IrigControl Bits Output IRIG Control Bits Output IRIG Control Bits Output IRIG Input Irig_DatIn In std_logic_vector Offset Adjustment Output Offset Adjustment Output Output Offset Adjustment Output Out		out	std_logic_vector	1	
Enable_Enaln in std_logic 1 tion and supervision IRIG Cable Delay Input Propagation delay of the IRIG signal from the master source to the connector. IRIG Correction Input Additional correction to convert from UTC to a different time format with an offset IRIG Control Bits Output Std_logic_vector 27 Control Bits received for IRIG-B000/B001/B004/B005 IRIG Input Irig_DatIn in std_logic 1 IRIG input from an IRIG Master Offset Adjustment Output Offset AdjustmentType UTC Calculated new	Enable Input				
Propagation delay of the IRIG signal from the master source to the connector. IRIG Correction Input		in	std_logic	1	
IrigCableDelay_DatIn in std_logic_vector 16 from the master source to the connector. IRIG Correction Input IrigCorrection_DatIn in Clk_Time_Type 1 UTC to a different time format with an offset IRIG Control Bits Output IrigControlBits_DatOut	IRIG Cable Delay Input	ı	T	l	Donorosation
IrigCorrection_DatIn in Clk_Time_Type 1	IrigCableDelay_DatIn	in	std_logic_vector	16	of the IRIG signal from the master source to the con-
IrigCorrection_DatIn in Clk_Time_Type 1 tion to convert from UTC to a different time format with an offset					nector.
IrigControlBits_DatOut	IRIG Correction Input				nector.
IrigControlBits_DatOut	IrigCorrection_DatIn		Clk_Time_Type	1	Additional correction to convert from UTC to a different time format with an
Irig_DatIn in std_logic 1 IRIG input from an IRIG Master Offset Adjustment Output OffsetAdjustment _DatOut Clk_TimeAdjustment _Type 1 Calculated new Offset between Master and Slave OffsetAdjustment OffsetAdjustment 1 Calculated new Master and Slave	IrigCorrection_DatIn		Clk_Time_Type	1	Additional correction to convert from UTC to a different time format with an offset
Irig_DatIn in std_logic 1 IRIG Master Offset Adjustment OffsetAdjustment DatOut Clk_TimeAdjustment Offset between Master and Slave OffsetAdjustment 1 Calculated new Master and Slave OffsetAdjustment 1 Calculated new Master and Slave	IrigCorrection_DatIn IRIG Control Bits Output IrigControlBits_ DatOut	t			Additional correction to convert from UTC to a different time format with an offset Control Bits received for IRIG-B000/B001/B004/
OffsetAdjustmentDatOut	IrigCorrection_DatIn IRIG Control Bits Output IrigControlBits_ DatOut	t			Additional correction to convert from UTC to a different time format with an offset Control Bits received for IRIG-B000/B001/B004/B005
DatOut out Clk_TimeAdjustment 1 Offset between Master and Slave OffsetAdjustment 2 out std logic: 1 Calculated new	IrigCorrection_DatIn IRIG Control Bits Output IrigControlBits_ DatOut IRIG Input Irig_DatIn	t out in	std_logic_vector	27	Additional correction to convert from UTC to a different time format with an offset Control Bits received for IRIG-B000/B001/B004/B005 IRIG input from an
	IrigCorrection_DatIn IRIG Control Bits Output IrigControlBits_ DatOut IRIG Input Irig_DatIn Offset Adjustment Output	t out in	std_logic_vector	27	Additional correction to convert from UTC to a different time format with an offset Control Bits received for IRIG-B000/B001/B004/B005 IRIG input from an IRIG Master
	IrigCorrection_DatIn IRIG Control Bits Output IrigControlBits_ DatOut IRIG Input Irig_DatIn Offset Adjustment Output OffsetAdjustment _DatOut	out in	std_logic_vector std_logic Clk_TimeAdjustment	27	Additional correction to convert from UTC to a different time format with an offset Control Bits received for IRIG-B000/B001/B004/B005 IRIG input from an IRIG Master Calculated new Offset between Master and Slave



				Offset valid		
Drift Adjustment Output						
DriftAdjustment _DatOut	out	Clk_TimeAdjustment _Type	1	Calculated new Drift between Master and Slave		
DriftAdjustment _ValOut	out	std_logic;	1	Calculated new Drift valid		
Offset Adjustment Inpu	t					
OffsetAdjustment _DatIn	in	Clk_TimeAdjustment _Type	1	Calculated new Offset after the PI Servo loop		
OffsetAdjustment _Valln	in	std_logic;	1	Calculated new Offset after the PI Servo loop valid		
Drift Adjustment Input						
DriftAdjustment _DatIn	in	Clk_TimeAdjustment _Type	1	Calculated new Drift after the PI Servo loop		
DriftAdjustment _Valln	in	std_logic	1	Calculated new Drift after the PI Servo loop valid		

Table 13: RX Processor



4.2.2 Registerset

4.2.2.1 Entity Block Diagram




Figure 8: Registerset

4.2.2.2 Entity Description

Register Set

This module is an AXI4Lite Memory Mapped Slave. It provides access to all registers and allows configuring the IRIG Slave Clock. AXI4Lite only supports 32 bit wide data access, no byte enables, no burst, no simultaneous read and writes and no unaligned access. It can be configured to either run in AXI or StaticConfig mode. If in StaticConfig mode, the configuration of the registers is done via signals and can be easily done from within the FPGA without CPU. For each parameter a valid signal is available, the enable signal shall be set last (or simultaneously). To change configuration parameters the clock has to be disabled and enabled again, the cable delay value and correction can be changed at runtime. If in AXI mode, an AXI Master has to configure the registers with AXI writes to the registers, which is typically done by a CPU. Parameters can in this case also be changed at runtime.

4.2.2.3 Entity Declaration

Name	Dir	Туре	Size	Description			
Generics							
Register Set							
StaticConfig_Gen	-	boolean	1	If Static Configura- tion or AXI is used			
IrigBSupport_Gen	-	boolean	1	If IRIG-B is support- ed			
IrigGSupport_Gen	-	boolean	1	If IRIG-G is support- ed			



AxiAddressRange Low_Gen	-	std_logic_vector	32	AXI Base Address
AxiAddressRange High_Gen	-	std_logic_vector	32	AXI Base Address plus Registerset Size
		Ports		
System SysClk_ClkIn	in	std_logic	1	System Clock
SysRstN_RstIn	in	std_logic	1	System Reset
Config	1111	std_logic	1	System Reset
StaticConfig_DatIn	in	Irig_Slave StaticConfig_Type	1	Static Configuration
StaticConfig_ValIn	in	Irig_Slave StaticConfigVal _Type	1	Static Configuration valid
Status		Iria Clavo		Static Status
StaticStatus_DatOut	out	Irig_Slave StaticStatus_Type	1	
StaticStatus_ValOut	out	Irig_Slave StaticStatusVal	1	Static Status valid
		_Туре		
AXI4 Lite Slave				Mysta Addrace Valid
AXI4 Lite Slave AxiWriteAddrValid _ValIn	in	_Type std_logic	1	Write Address Valid
AxiWriteAddrValid	in out		1	Write Address Valid Write Address Ready
AxiWriteAddrValid _Valln AxiWriteAddrReady _RdyOut AxiWriteAddrAddress		std_logic	·	Write Address
AxiWriteAddrValid _Valln AxiWriteAddrReady _RdyOut	out	std_logic std_logic	1	Write Address Ready
AxiWriteAddrValid _Valln AxiWriteAddrReady _RdyOut AxiWriteAddrAddress _AdrIn AxiWriteAddrProt _DatIn AxiWriteDataValid	out	std_logic std_logic_vector	1 32	Write Address Ready Write Address Write Address
AxiWriteAddrValid _Valln AxiWriteAddrReady _RdyOut AxiWriteAddrAddress _AdrIn AxiWriteAddrProt _DatIn	out in in	std_logic std_logic_vector std_logic_vector	32	Write Address Ready Write Address Write Address Protocol
AxiWriteAddrValid _Valln AxiWriteAddrReady _RdyOut AxiWriteAddrAddress _AdrIn AxiWriteAddrProt _DatIn AxiWriteDataValid _Valln AxiWriteDataReady _RdyOut AxiWriteDataData	out in in	std_logic std_logic_vector std_logic_vector std_logic_vector	1 32 3	Write Address Ready Write Address Write Address Protocol Write Data Valid
AxiWriteAddrValid _Valln AxiWriteAddrReady _RdyOut AxiWriteAddrAddress _Adrln AxiWriteAddrProt _DatIn AxiWriteDataValid _Valln AxiWriteDataReady _RdyOut	out in in out	std_logic std_logic_vector std_logic_vector std_logic_vector std_logic std_logic	1 32 3 1	Write Address Ready Write Address Write Address Protocol Write Data Valid Write Data Ready Write Data Write Data Strobe
AxiWriteAddrValid _Valln AxiWriteAddrReady _RdyOut AxiWriteAddrAddress _Adrln AxiWriteAddrProt _Datln AxiWriteDataValid _Valln AxiWriteDataReady _RdyOut AxiWriteDataData _Datln AxiWriteDataStrobe	out in in out in	std_logic std_logic_vector std_logic_vector std_logic_vector std_logic std_logic std_logic	1 32 3 1 1 32	Write Address Ready Write Address Write Address Protocol Write Data Valid Write Data Ready Write Data
AxiWriteAddrValid _Valln AxiWriteAddrReady _RdyOut AxiWriteAddrAddress _AdrIn AxiWriteAddrProt _DatIn AxiWriteDataValid _ValIn AxiWriteDataReady _RdyOut AxiWriteDataData _DatIn AxiWriteDataStrobe _DatIn AxiWriteRespValid	out in in out in out	std_logic std_logic_vector std_logic_vector std_logic std_logic std_logic std_logic std_logic_vector std_logic_vector	1 32 3 1 1 32 4	Write Address Ready Write Address Write Address Protocol Write Data Valid Write Data Ready Write Data Write Data Strobe Write Response



Response DatOut				
AxiReadAddrValid _ValIn	in	std_logic	1	Read Address Valid
AxiReadAddrReady _RdyOut	out	std_logic	1	Read Address Ready
AxiReadAddrAddress AdrIn	in	std_logic_vector	32	Read Address
	in	std_logic_vector	3	Read Address Protocol
AxiReadDataValid ValOut	out	std_logic	1	Read Data Valid
AxiReadDataReady _RdyIn	in	std_logic	1	Read Data Ready
AxiReadData Response_DatOut	out	std_logic_vector	2	Read Data
AxiReadDataData _DatOut	out	std_logic_vector	32	Read Data Re- sponse
IRIG Correction Output				
IrigCorrection_DatOut	out	Clk_Time_Type	1	Additional correction to the received UTC time
IRIG Mode Output				
IrigMode_DatOut	out	lrig_Mode_Type	1	IRIG Mode: Unknown_E, IrigB_E, IrigG_E
IRIG Error Input				
lrig_Errln	in	std_logic_vector	1	Indicates an error either in the filter or because of missing IRIG
IRIG Cable Delay Outpu	t			
IrigCable Delay_DatOut	in	std_logic_vector	16	Propagation delay of the IRIG signal from the master source to the connector.
IRIG Control Bits Input				Control Dita
IrigControlBits_ DatIn	in	std_logic_vector	27	Control Bits re- ceived for IRIG- B000/B001/B004/ B005
Enable Output				
IrigSlave	out	std_logic	1	Enables the correc-



		tion and supervision

Table 14: Registerset



4.3 Configuration example

In both cases the enabling of the core shall be done last, after or together with the configuration.

4.3.1 Static Configuration

```
constant IrigStaticConfigSlave_Con : Irig_SlaveStaticConfig_Type := (
                                                                                                                     => IrigB E, -- IRIG-B
         Mode
           Correction
                    Second
                                                                                                                    => x"00000024", -- UTC 36 leap seconds
                    Nanosecond
                                                                                                                  => (others => '0'), -- no nanoseconds
                                                                                                                      => (others => '0'), -- no fractions
                    Fraction
                                                                                                                    => '0', -- UTC correct in positive
                   Sign
                    TimeJump
                                                                                                                       => '0'), -- no
         CableDelay
                                                                                                                    => (others => '0')
);
\verb|constant IrigStaticConfigValSlave_Con : Irig_SlaveStaticConfigVal_Type := (|constant IrigStaticConfigValSlave_Con : |constant IrigStaticConfigValSlave_Con :
         Enable_Val
                                                                                                                                                                 => '1'
);
```

Figure 9: Static Configuration

The cable delay can be changed at runtime. It is always valid.

4.3.2 AXI Configuration

The following code is a simplified pseudocode from the testbench: The base address of the IRIG Slave Clock is 0x10000000.

```
-- IRIG SLAVE
-- Config
-- correction of plus 36 second to convert UTC to TAI
AXI WRITE 10000010 00000024
-- Set cable delay to 35 ns
AXI WRITE 10000020 00000023
-- enable IRIG B Slave
AXI WRITE 10000000 01000001
```

Figure 10: AXI Configuration

In the example the Cable delay is first set to 35ns and the Correction is set to plus 36 seconds then the core is enabled.



4.4 Clocking and Reset Concept

4.4.1 Clocking

To keep the design as robust and simple as possible, the whole IRIG Slave Clock, including the Counter Clock and all other cores from NetTimeLogic are run in one clock domain. This is considered to be the system clock. Per default this clock is 50MHz. Where possible also the interfaces are run synchronous to this clock. For clock domain crossing asynchronous fifos with gray counters or message patterns with meta-stability flip-flops are used. Clock domain crossings for the AXI interface is moved from the AXI slave to the AXI interconnect.

Clock	Frequency	Description
System		
System Clock	50MHz	System clock where the PS runs on as
System Clock	(Default)	well as the counter clock etc.
IRIG Interface		
IRIG	100 Hz	No clock, asynchronous data signal.
AXI Interface		
AVICIONI	50MHz	Internal AXI bus clock, same as the
AXI Clock	(Default)	system clock

Table 15: Clocks

4.4.2Reset

In connection with the clocks, there is a reset signal for each clock domain. All resets are active low. All resets can be asynchronously set and shall be synchronously released with the corresponding clock domain. All resets shall be asserted for the first couple (around 8) clock cycles. All resets shall be set simultaneously and released simultaneously to avoid overflow conditions in the core. See the reference designs top file for an example of how the reset shall be handled.

Reset	Polarity	Description
System		
System Reset	Active low	Asynchronous set, synchronous release with the system clock
AXI Interface		



		Asynchronous set, synchronous release
AXI Reset	Active low	with the AXI clock, which is the same as
		the system clock

Table 16: Resets



5 Resource Usage

Since the FPGA Architecture between vendors and FPGA families differ there is a split up into the two major FPGA vendors.

5.1 Intel/Altera (Cyclone V)

Configuration	FFs	LUTs	BRAMs	DSPs
Minimal (Static configuration and only IRIG-B)	1431	4585	0	0
Maximal (AXI configuration and IRIG-B and IRIG-G)	1579	5365	0	0

Table 17: Resource Usage Intel/Altera

5.2 AMD/Xilinx (Artix 7)

Configuration	FFs	LUTs	BRAMs	DSPs
Minimal (Static configuration and only IRIG-B)	1426	4178	0	0
Maximal (AXI configuration and IRIG-B and IRIG-G)	1574	4842	0	0

Table 18: Resource Usage AMD/Xilinx



6 Delivery Structure

AXI -- AXI library folder

CLK -- CLK library folder

COMMON -- COMMON library folder

SIM -- SIM library folder

|-Testbench -- SIM library testbench template sources



7 Testbench

The Irig Slave testbench consist of 3 parse/port types: AXI, CLK and IRIG. The IRIG TX port takes the CLK port time as reference and generates the IRIG stream aligned with the time from the CLK. The IRIG RX port takes the time of the Clock instance as reference and the IRIG stream from the IRIG TX port. Once the clock is synchronized the CLK port and Clock generated time should be phase and frequency aligned. In addition, for configuration and result checks an AXI read and write port is used in the testbench and for accessing more than one AXI slave also an AXI interconnect is required.




Figure 11: Testbench Framework

For more information on the testbench framework check the Sim_ReferenceManual documentation.

With the Sim parameter set the time base for timeouts are divided by 1000 to 100000 to speed up simulation time.

7.1 Run Testbench

 Run the general script first source XXX/SIM/Tools/source with args.tcl

2. Start the testbench with all test cases

 $\verb|src XXX/IRIG/Testbench/Core/IrigSlave/Script/run_Irig_Slave_Tb.tcl|\\$



3.	Check the log file LogFile1.txt in the XXX/IRIG/Testbench/Core/IrigSlave/Log/folder for simulation results.



8 Reference Designs

The IRIG Slave reference design contains a PLL to generate all necessary clocks (cores are run at 50 MHz), an instance of the IRIG Slave Clock IP core and an instance of the Adjustable Counter Clock IP core (needs to be purchased separately). Optionally it also contains an instance of an PPS Master Clock IP core (has to be purchased separately). To instantiate the optional IP core, change the corresponding generic (PpsMasterAvailable_Gen) to true via the tool specific wizards. The Reference Design is intended to be connected to any IRIG Master. The Phase and Frequency is corrected via the IRIG Slave Clock. The PPS Master Clock is used to create a PPS output which is compensated for the output delay and has a configurable duty cycle, if not available an uncompensated PPS is directly generated out of the MSB of the Time. Via the dip switches the cable delay can be entered in 5ns steps.

All generics can be adapted to the specific needs.




Figure 12: Reference Design

8.1 Intel/Altera: Terasic SocKit

The SocKit board is an FPGA board from Terasic Inc. with a Cyclone V SoC FPGA from Intel/Altera. (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=205&No=816)

- 1. Open Quartus 16.x
- 2. Open Project /IRIG/Refdesign/Altera/SocKit/IrigSlave/IrigSlave.qpf
- 3. If the optional core PPS Master Clock is available add the files from the corresponding folders (PPS/Core, PPS/Library and PPS/Package)
- 4. Change the generics (PpsMasterAvailable_Gen) in Quartus (in the settings menu, not in VHDL) to true for the optional cores that are available.



- 5. Rerun implementation
- 6. Download to FPGA via JTAG




Figure 13: SocKit (source Terasic Inc)

For the ports on the HSMC connector the GPIO to HSMC adapter from Terasic Inc. was used.

8.2 AMD/Xilinx: Digilent Arty

The Arty board is an FPGA board from Digilent Inc. with an Artix7 FPGA from AMD/Xilinx. (http://store.digilentinc.com/arty-board-artix-7-fpga-development-board-for-makers-and-hobbyists/)

- 1. Open Vivado 2019.1
 - Note: If a different Vivado version is used, see chapter 8.3.
- 2. Run TCL script /IRIG/Refdesign/Xilinx/Arty/IrigSlave/IrigSlave.tcl
 - a. This has to be run only the first time and will create a new Vivado Project
- 3. If the project has been created before open the project and do not rerun the project TCL



- 4. If the optional core PPS Master Clock is available add the files from the corresponding folders (PPS/Core, PPS/Library and PPS/Package) to the corresponding Library (PpsLib).
- 5. Change the generics (PpsMasterAvailable_Gen) in Vivado (in the settings menu, not in VHDL) to true for the optional cores that are available.
- 6. Rerun implementation
- 7. Download to FPGA via JTAG




Figure 14: Arty (source Digilent Inc)

8.3 AMD/Xilinx: Vivado version

The provided TCL script for creation of the reference-design project is targeting AMD/Xilinx Vivado 2019.1.

If a lower Vivado version is used, it is recommended to upgrade to Vivado 2019.1 or higher.

If a higher Vivado version is used, the following steps are recommended:

- Before executing the project creation TCL script, the script's references of Vivado 2019 should be manually replaced to the current Vivado version. For example, if version Vivado 2022 is used, then:
 - The statement occurrences:

set_property flow "Vivado Synthesis 2019" \$obj
shall be replaced by:

set property flow "Vivado Synthesis 2022 \$obj



• The statement occurrences:

set_property flow "Vivado Implementation 2019" \$obj
shall be replaced by:

set_property flow "Vivado Implementation 2022" \$obj

- After executing the project creation TCL script, the AMD/Xilinx IP cores, such as the Clocking Wizard core, might be locked and a version upgrade might be required. To do so:
 - 1. At "Reports" menu, select "Report IP Status".
 - 2. At the opened "IP Status" window, select "Upgrade Selected". The tool will upgrade the version of the selected IP cores.



A List of tables

rable i:	Revision History	4
Table 2:	Definitions	7
Table 3:	Abbreviations	7
Table 4:	Register Set Overview	16
Table 5:	Parameters	24
Table 6:	Clk_Time_Type	25
Table 7:	Clk_TimeAdjustment_Type	25
Table 8:	Irig_SlaveStaticConfig_Type	26
Table 9:	Irig_SlaveStaticConfigVal_Type	26
Table 10:	Irig_SlaveStaticStatus_Type	27
Table 11:	Irig_SlaveStaticStatusVal_Type	27
Table 12:	IRIG Slave Clock	31
Table 13:	RX Processor	35
Table 14:	Registerset	39
Table 15:	Clocks	41
Table 16:	Resets	42
Table 17:	Resource Usage Intel/Altera	43
Table 18:	Resource Usage AMD/Xilinx	43
B List	of figures	
Figure 1:	Context Block Diagram	9
Figure 2:	Architecture Block Diagram	10
Figure 3:	IRIG-B B007/B127 time frame	12
Figure 4:	IRIG-B B004/B124 time frame	13
Figure 5:	IRIG-G G006/B146 time frame	14
Figure 6:	IRIG Slave Clock	28
Figure 7:	RX Processor	32
Figure 8:	Registerset	36
Figure 9:	Static Configuration	40
Figure 10:	AXI Configuration	40
Figure 11:	Testbench Framework	45
Figure 12:	Reference Design	47
Figure 13:	SocKit (source Terasic Inc)	48
□: 1 4.		
Figure 14:	Arty (source Digilent Inc)	49