# **PROIECT CID**

2023-2024


Gorgan Raluca-Sara


UNIVERSITATEA TEHNICA DIN CLUJ-NAPOCA ELECTRONICA APLICATA, TELECOMUNICATII SI TEHNOLOGIA INFORMATIEI


- 1.Rezolvarea corectă a temei de proiect pe hârtie(0.5p)
- 2.Circuitul combinațional (0.5p)
- a) Verificarea funcționalității circuitului
- 3.Circuitul secvențial (0.5p)
- a) Verificarea funcționalității circuitului
- 4. Implementarea finală(Arhitectura se va descrie structural)(3p)
- a) Verificarea funcționalității automatului
- 5. Aspect documentație (foi de capăt, pagini numerotate etc.)(0.5p)


PASUL 1

Am rezolvat pe hartie circuitul:









#### Pasul 2:MUX4:1 + SIMULARE

 $C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sim\_1/new/m4\_sim.vhd$ 


```
\mathsf{Q}_{\scriptscriptstyle 1} \; \big| \; \stackrel{\mathsf{de}}{=} \; \big| \; \; \stackrel{\mathsf{de}}{=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ø
23
                                                                                                                                                                                                                                                                        i3 => i3,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  \wedge
24
25
26
                                                                                                                                                                                                                                                                            a1 => a1,
                                                                                                                                                                                                                                                                        a0 => a0,
                                                                                                                                                                                                                                                                 у => у
                                                                                                                                                                               );
   27 🖨
28
29 🖯
                                                                                                                             stim_proc: process
                                                                                                                         stim_proc: process
begin
   i0 <= '0';
   i1 <= '0';
   i2 <= '0';
   i3 <= '0';
   a1 <= '0';
   a0 <= '0';
   wait for 10 ns;</pre>
   30 ¦
   31
   32
   33 ¦
34
35
36
   37
38
39
                                                                                                                                                                    i0 <= '1';
i1 <= '0';
   40
                                                                                                                                                                                                    i2 <= '0';
i3 <= '1';
   41
   42
                                                                                                                                                                                                        a1 <= '0';
43 ¦
                                                                                                                                                                                                        a0 <= '1';
                                                                                                                                                                                                        wait for 10 ns;
```

C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sim\_1/new/m4\_sim.vhd

```
\mathsf{Q}_{\mathsf{i}} \mid \underline{\mathsf{i}} \underline{\mathsf{i}} \mid + \mathsf{i} \Rightarrow \mathsf{i} \times \mathsf{i} \mid \underline{\mathsf{i}} \underline{\mathsf{i}} \mid \underline{\mathsf{i}} \underline{\mathsf{i}} \mid \times \mathsf{i} \mathsf{i} \mathsf{i} \mid \underline{\mathsf{i}} \underline{\mathsf{i}} \mid \underline{\mathsf{i}
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ø
                                                                                                                                                                 i0 <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ^
     47
                                                                                                                                                           i1 <= '1';
     48
                                                                                                                                                         i2 <= '0';
     49
                                                                                                                                                   i3 <= '1';
     51
                                                                                                                                                   a1 <= '1';
                                                                                                                                                   a0 <= '0';
     52
     53
                                                                                                                                                   wait for 10 ns;
     54
                                                                                                                                           i0 <= '1';
  55
56
                                                                                                                                                   i1 <= '1';
                                                                                                                                                i2 <= '1';
     57
  58
59
                                                                                                                                                   i3 <= '1';
                                                                                                                                                   a1 <= '1';
     60
                                                                                                                                                a0 <= '1';
     61
                                                                                                                                                   wait for 10 ns;
     62
     63
                                                                                                                                        i0 <= '1';
                                                                                                                                                   i1 <= '0';
i2 <= '1';
        64
     65
     66
                                                                                                                                                   i3 <= '0';
                                                                                                                                                   a1 <= '1';
a0 <= '0';
     68 :
                                                            wait for 10 ns;
69
                                                              <
  70 ;
71 ;
72 ;
73 ;
                                                                                                                                                      i0 <= '1';
i1 <= '1';
                                                                                                                                                         i2 <= '0';
     74
                                                                                                                                                      i3 <= '1';
     75
                                                                                                                                                   a1 <= '0';
                                                                                                                                                   a0 <= '1';
     76
                                                                                                                                                   wait for 10 ns;
        78
                                                                                                                                                      end process;
  80
  81 \stackrel{\triangle}{\ominus} end Behavioral;
  82
```

 $C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sources\_1/new/mux4.vhd$ 


```
Q_{i}
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;
 6  entity mux4 is
 7 🖯 Port (
           i0, i1, i2, i3 : in std_logic;
a1, a0 : in std_logic;
y : out std_logic
9 10 1
11 🗎 );
12 end mux4;
13
14  architecture Behavioral of mux4 is
15 begin
16 process (i0, i1, i2, i3, a1, a0)
17
        begin
         if (a1 = '0' and a0 = '0') then
18 🖯
19 A
                y <= i0;
           elsif (a1 = '0' and a0 = '1') then
                y <= i1;
21 🖨
22 🖨
             elsif (a1 = '1' and a0 = '0') then
23 🖨
                y <= i2;
```



#### MUX2:1 + SIMULARE

 $C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sources\_1/new/mux2.vhd$ 

```
Q | III | ← | → | X | III | III | X | // | III | III | ♀ | ♀
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
 4 \stackrel{\cdot}{\ominus} entity mux2 is
5 6 7 8 9
       Port (
            i0 : in STD_LOGIC;
              i1 : in STD_LOGIC;
              a : in STD_LOGIC;
             y : out STD_LOGIC
       );
10 🖨
11 \stackrel{\triangle}{\Box} end mux2;
12 :
13 parchitecture Behavioral of mux2 is
14 begin
15 pr
        process(i0, i1, a)
16
         begin
17 🖨
             case a is
18 🖯
                 when '1' =>
19 A
                     y <= i1;
                  when others =>
                     y <= i0;
21 🖨
          end case;
22 🖨
      end process;
23 🖨
23 🖨
         end process;
24 \stackrel{-}{\ominus} end Behavioral;
25
```



#### PASUL 3:BISTABIL D + SIMULARE

 $C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sim\_1/new/d\_sim.vhd$ 


```
Q_{i} \mid \exists i \mid \bullet_{i} \mid \Rightarrow_{i} \mid X_{i} \mid \exists i \mid \exists_{i} \mid X_{i} \mid II \mid \exists i \mid Q_{i} \mid A_{i} \mid A_{i}
     library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
           4 \ominus entity d_sim is
             5 -- Port ();
             6 end d_sim;
             8 described architecture Behavior
9 signal d: std_logic;
10 signal clk: std_l
11 signal r: std_log
12 signal q: std_log
13 signal qn: std_log
14
15 begin
16
                                               signal clk: std_logic;
signal r: std_logic;
signal q: std_logic;
signal qn: std_logic;
signal qn: std_logic;
   17 🖟 T: entity work.bistD port map (
18
                                                                      d => d,
                                                                                                                                                           clk => clk,
 20 | 21 | 22 |
                                                                                                                                                           r => r,
 21 ¦
22 ¦
23 Å );
                                                                                                                                                           q => q,
                                                                                                                                                                   qn=> qn
```

```
24 clk_gen: process
25 | 26 | 27 | 28 | 29 |
            _
begin
              clk <= '0';
                   wait for 5 ns;
          clk <= '1';
wait for 5 ns;
end process;
30 end proces
31 ;
32 stim: process
           begin -- Assert reset
r <= '0';
wait for 10 ns;
r <= '1';
wait for 10 ns;
33
 35
 36
37
38
39
            -- Toggle d every 10 ns
d <= '0';
wait for 10 ns;
d <= '1';
wait for 10 ns;
d <= '0';
...'t for 10 ns;
 40
41
42
 43
 44
 45 :
        wait for 10 ns;
 46
end process;
  C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sources\_1/new/bistD.vhd
  Q \parallel \parallel \parallel \leftarrow \parallel \Rightarrow \parallel \chi \parallel \parallel \parallel \parallel \parallel \chi \parallel // \parallel \parallel \parallel \mp \parallel Q \parallel
   2 use IEEE.STD_LOGIC_1164.ALL;
  4  entity bistD is
  clk : in STD_LOGIC;
                      q : out STD_LOGIC;
qn : out STD_LOGIC);
  10 \( \hat{\phi} \) end bistD;
 11 ; 12 \ominus architecture Behavioral of bistD is
  13
 14 signal qint : std_logic;
 15 | begin 17 |
```

```
24 🖯
              qint <= qint;
end if;</pre>
25 🖨
26
27 \(\hat{\rightarrow}\) end process;
28 | 29 | q <= qint; 30 | qn <= not qint; 31 |
 32 \( \hat{\text{d}} \) end Behavioral;
         <
```

if r = '0' then

-- L - 'v' then
 qint <= '0';
elsif rising\_edge(clk) then
 qint <= d;
else</pre>



#### PASUL 4:AUTOMAT + SIMULARE

 $C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sources\_1/new/automat.vhd$ 

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 5 Port (clk: in STD_LOGIC;
6 :
7 🖨
        r : in STD_LOGIC;
q : out STD_LOGIC_VECTOR (2 downto 0));
8 end automat;
10 parchitecture Behavioral of automat is
11 ¦
12 👨
     component bistD is
13 Port (d: in STD_LOGIC;
14 clk: in STD_LOGIC;
           clk : in STD_LOGIC;
14 |
15 |
16 |
               r : in STD_LOGIC;
              q : out STD_LOGIC;
qn : out STD_LOGIC);
17 🖨
     end component bistD;
18 🖨
19 ¦
20 👨
      component mux4 is
         21 👨
22
```

```
C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sources\_1/new/automat.vhd
24 | 25 🖨
           У);
                                     : out std_logic
26 🖨
       end component mux4;
27 :
28 <del>|</del>
29 <del>|</del>
       component mux2 is
        Port ( i0 : in STD_LOGIC;
30 | 31 |
               i1 : in STD_LOGIC;
                   a : in STD_LOGIC;
32 🖨
                   y : out STD_LOGIC);
33 end component mux2;
33 (c) en 34 | 35 | si 36 | si 37 | 38 | begin 39 | 40 | q<
        signal d0, d1, d2, net1, net2:std_logic;
signal qint: std_logic_vector(2 downto 0);
         q<=qint;
42 🖯
       B2: bistD port map(clk=>clk,
43 | 44 | 45 |
                        r => r,
                        d=>d2,
                         q=>qint(2)
46 Å );
```

 $C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sources\_1/new/automat.vhd$ 

```
q=>qint(2)
46 🖨 );
47 ¦
48 🖨
           B1: bistD port map(clk=>clk,
49 | 50 | 51 |
                            r => r,
                              d=>d1,
                               q=>qint(1)
52 🖨
                             );
53
           B0: bistD port map(clk=>clk,
55 |
56 |
57 |
                          r => r,
d=>d0,
                              g=>gint(0)
58 🖨
59 : 60 : 61 : 62 : 63 :
            M2: mux2 port map (i0=> net1, i1=> qint(0), a=>qint(2), y=> d2);
M21: mux4 port map (i0=> '0', i1=>'1', i2=> '1', i3=>'1', a1=> qint(1), a0=>qint(0), y=>net1);
M1: mux2 port map (i0=> '1', i1=> '0', a=>qint(2), y=> d1);
64 : 65 : 66 : 67 : .
            M0: mux2 port map (i0=> qint(0), i1=> net2, a=>qint(2), y=> d0);
M01: mux4 port map (i0=> '0', i1=>'0', i2=> '1', i3=>'0', a1=> qint(1), a0=>qint(0), y=>net2);
```

66 | 67 | 68 🗁 end Behavioral; 69 |

 $C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sim\_1/new/test.vhd$ 

```
1 | library IEEE;
    2 use IEEE.STD_LOGIC_1164.ALL;
     5 | -- Port ();
6 \(\hat{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tinit}}\\ \text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\ti}\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tin}\exitit{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\ti}\text{\text{\text{\texitit}\xi}\\ \text{\text{\text{\text{\tex{\text{\text{\text{\text{\text{\texi}\text{\text{\texi}\text{\texitit{\text{\texitit{\texi{\texi{\texi\til\tii}\\\ \tii}\tinttitex{\texit{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\
     9
 10 \bigcirc component automat is
                         Port (
 11 🖯
                               clk: in STD_LOGIC;
r: in STD_LOGIC;
q: out STD_LOGIC_VECTOR (2 downto 0)
 12
13
14
 15 🖨 );
 16 \stackrel{-}{\ominus} end component automat;
 17
18 signal clk, r: std_logic;
19 signal q: std_logic_vector(2 downto 0);
 20
 21 | begin
22
                             UUT: automat port map (clk, r, q);
23
                      UUT: automat port map (clk, r, q);
25 ♥ process
26
 27
                      begin
28
29 clk <= '0';

30 wait for 1 ns;

31 clk <= '1';

32 wait for 1 ns;
 33 ¦
 34 end process;
 35
36
                      r <= '0' after 0 ns, '1' after 2 ns;
 37
38 \(\hat{\rightarrow}\) end Behavioral;
                      <
```

