



# PROIECT CID


2023-2024

Gorgan Raluca-Sara  
UNIVERSITATEA TEHNICA DIN CLUJ-NAPOCA  
ELECTRONICA APLICATA, TELECOMUNICATII SI  
TEHNOLOGIA INFORMATIEI

- 1.Rezolvarea corectă a temei de proiect pe hârtie(0.5p)
- 2.Circuitul combinațional (0.5p)
  - a) Verificarea funcționalității circuitului
- 3.Circuitul secvențial (0.5p)
  - a) Verificarea funcționalității circuitului
4. Implementarea finală(Aritectura se va descrie structural)(3p)
  - a) Verificarea funcționalității automatului
- 5.Aspect documentație (foi de capăt, pagini numerotate etc.)(0.5p)

# PASUL 1

Am rezolvat pe hartie circuitul:







MUX pt  $D_2 (Q_2^+)$

$Q_2$	$Q_1$	$Q_0$	$Q_2^+ = D_2$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	x
1	0	0	0
1	0	1	x
1	1	0	0
1	1	1	1


$\Rightarrow$  Take MUX h:1

$Q_1$	$Q_0$	$Q_2^+$
0	0	0
0	1	1
1	0	1
1	1	x



MUX pt  $D_1$

$Q_2$	$Q_1$	$Q_0$	$Q_1^+ = D_1$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	x
1	0	0	0
1	0	1	x
1	1	0	0
1	1	1	0







MUX pt  $D_0$ :

$Q_2$	$Q_1$	$Q_0$	$Q_0^+ = D_0$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	X
1	0	0	0
1	0	1	X
1	1	0	1
1	1	1	0


Table pt MUX  $h:1$

$Q$	$Q_0$	$Q_0^+ = D_0$
$J_0$	0	0
$J_1$	0	1
$J_2$	1	0
$J_3$	1	1



Automat  $\Rightarrow$





## Pasul 2: MUX4:1 + SIMULARE

```
C:/Users/gorga/OneDrive/Desktop/Gorgan_Raluca/Gorgan_Raluca/Gorgan_Raluca.srcs/sim_1/new/m4_sim.vhd

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity m4_sim is
5  -- Port ( );
6  end m4_sim;
7
8  architecture Behavioral of m4_sim is
9  signal i0: std_logic;
10 signal i1: std_logic;
11 signal i2: std_logic;
12 signal i3: std_logic;
13 signal a1: std_logic;
14 signal a0: std_logic;
15 signal y: std_logic;
16 begin
17
18 dut: entity work.mux4
19 port map (
20     i0 => i0,
21     i1 => i1,
22     i2 => i2,
23     i3 => i3,
24
25     a1 => a1,
26     a0 => a0,
27     y => y
28 );
29
30 stim_proc: process
31 begin
32     i0 <= '0';
33     i1 <= '0';
34     i2 <= '0';
35     i3 <= '0';
36     a1 <= '0';
37     a0 <= '0';
38     wait for 10 ns;
39
40     i0 <= '1';
41     i1 <= '0';
42     i2 <= '0';
43     i3 <= '1';
44     a1 <= '0';
45     a0 <= '1';
46     wait for 10 ns;
```

```

47     i0 <= '1';
48     i1 <= '1';
49     i2 <= '0';
50     i3 <= '1';
51     a1 <= '1';
52     a0 <= '0';
53     wait for 10 ns;
54
55     i0 <= '1';
56     i1 <= '1';
57     i2 <= '1';
58     i3 <= '1';
59     a1 <= '1';
60     a0 <= '1';
61     wait for 10 ns;
62
63     i0 <= '1';
64     i1 <= '0';
65     i2 <= '1';
66     i3 <= '0';
67     a1 <= '1';
68     a0 <= '0';
69     wait for 10 ns;
70
71     i0 <= '1';
72     i1 <= '1';
73     i2 <= '0';
74     i3 <= '1';
75     a1 <= '0';
76     a0 <= '1';
77     wait for 10 ns;
78
79     end process;
80
81 end Behavioral;
82

```


```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.std_logic_unsigned.all;
4  use IEEE.std_logic_arith.all;
5
6  entity mux4 is
7  Port (
8      i0, i1, i2, i3 : in std_logic;
9      a1, a0         : in std_logic;
10     y              : out std_logic
11 );
12 end mux4;
13
14 architecture Behavioral of mux4 is
15 begin
16     process (i0, i1, i2, i3, a1, a0)
17     begin
18         if (a1 = '0' and a0 = '0') then
19             y <= i0;
20         elsif (a1 = '0' and a0 = '1') then
21             y <= i1;
22         elsif (a1 = '1' and a0 = '0') then
23             y <= i2;
24         else
25             y <= i3;
26         end if;
27     end process;
28 end Behavioral;
29

```



## SIMULARE



## MUX2:1 + SIMULARE


```

C:/Users/gorga/OneDrive/Desktop/Gorgan_Raluca/Gorgan_Raluca/Gorgan_Raluca.srscs/sim_1/new/m2_sim.vhd
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity m2_sim is
5      -- Port ( );
6  end m2_sim;
7
8  architecture Behavioral of m2_sim is
9      signal i0: std_logic;
10     signal i1: std_logic;
11     signal a: std_logic;
12     signal y: std_logic;
13 begin
14
15     uut: entity work.mux2 port map (
16         i0 => i0,
17         i1 => i1,
18         a => a,
19         y => y
20     );
21
22     stim: process
23     begin

```



## SIMULARE



## PASUL 3: BISTABIL D + SIMULARE

C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srcs/sim\_1/new/d\_sim.vhd

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity d_sim is
5  -- Port ( );
6  end d_sim;
7
8  architecture Behavioral of d_sim is
9  signal d: std_logic;
10     signal clk: std_logic;
11     signal r: std_logic;
12     signal q: std_logic;
13     signal qn: std_logic;
14
15  begin
16
17  T: entity work.bistD port map (
18      d => d,
19      clk => clk,
20      r => r,
21      q => q,
22      qn => qn
23  );

```



```

24 clk_gen: process
25     begin
26         clk <= '0';
27         wait for 5 ns;
28         clk <= '1';
29         wait for 5 ns;
30     end process;
31
32 stim: process
33     begin
34         -- Assert reset
35         r <= '0';
36         wait for 10 ns;
37         r <= '1';
38         wait for 10 ns;
39
40         -- Toggle d every 10 ns
41         d <= '0';
42         wait for 10 ns;
43         d <= '1';
44         wait for 10 ns;
45         d <= '0';
46         wait for 10 ns;
47
48
49
50     end process;
51
52 end Behavioral;
53

```

C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srscs/sources\_1/new/bistD.vhd

```

2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity bistD is
5     Port ( d : in STD_LOGIC;
6           clk : in STD_LOGIC;
7           r : in STD_LOGIC;
8           q : out STD_LOGIC;
9           qn : out STD_LOGIC);
10 end bistD;
11
12 architecture Behavioral of bistD is
13
14     signal qint : std_logic;
15
16     begin
17
18     process(r, clk)
19     begin
20         if r = '0' then
21             qint <= '0';
22         elsif rising_edge(clk) then
23             qint <= d;
24         else


```

```

24         else
25             qint <= qint;
26         end if;
27     end process;
28
29     q <= qint;
30     qn <= not qint;
31
32 end Behavioral;
33

```

## SIMULARE



## PASUL 4:AUTOMAT + SIMULARE

C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srscs/sources\_1/new/automat.vhd

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity automat is
5      Port ( clk : in STD_LOGIC;
6            r : in STD_LOGIC;
7            q : out STD_LOGIC_VECTOR (2 downto 0));
8  end automat;
9
10 architecture Behavioral of automat is
11
12     component bistD is
13         Port ( d : in STD_LOGIC;
14               clk : in STD_LOGIC;
15               r : in STD_LOGIC;
16               q : out STD_LOGIC;
17               qn : out STD_LOGIC);
18     end component bistD;
19
20     component mux4 is
21         Port (
22             i0, i1, i2, i3 : in std_logic;
23             a1, a0         : in std_logic;

```

C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srscs/sources\_1/new/automat.vhd

```
24      y          : out std_logic
25    );
26  end component mux4;
27
28  component mux2 is
29    Port ( i0 : in STD_LOGIC;
30          i1 : in STD_LOGIC;
31          a : in STD_LOGIC;
32          y : out STD_LOGIC);
33  end component mux2;
34
35  signal d0, d1, d2, net1, net2:std_logic;
36  signal qint: std_logic_vector(2 downto 0);
37
38  begin
39
40    q<=qint;
41
42    B2: bistD port map(clk=>clk,
43                      r => r,
44                      d=>d2,
45                      q=>qint(2)
46    );
```

C:/Users/gorga/OneDrive/Desktop/Gorgan\_Raluca/Gorgan\_Raluca/Gorgan\_Raluca.srscs/sources\_1/new/automat.vhd

```
45      q=>qint(2)
46    );
47
48    B1: bistD port map(clk=>clk,
49                      r => r,
50                      d=>d1,
51                      q=>qint(1)
52    );
53
54    B0: bistD port map(clk=>clk,
55                      r => r,
56                      d=>d0,
57                      q=>qint(0)
58    );
59
60
61    M2: mux2 port map (i0=> net1, i1=> qint(0), a=>qint(2), y=> d2);
62    M21: mux4 port map (i0=> '0', i1=>'1', i2=> '1', i3=>'1', a1=> qint(1), a0=>qint(0), y=>net1);
63    M1: mux2 port map (i0=> '1', i1=> '0', a=>qint(2), y=> d1);
64    M0: mux2 port map (i0=> qint(0), i1=> net2, a=>qint(2), y=> d0);
65    M01: mux4 port map (i0=> '0', i1=>'0', i2=> '1', i3=>'0', a1=> qint(1), a0=>qint(0), y=>net2);
66
67
```

```
66
67
68 end Behavioral;
69
```





```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity test is
5      -- Port ();
6  end test;
7
8  architecture Behavioral of test is
9
10     component automat is
11     Port (
12         clk : in  STD_LOGIC;
13         r   : in  STD_LOGIC;
14         q   : out STD_LOGIC_VECTOR (2 downto 0)
15     );
16 end component automat;
17
18 signal clk, r: std_logic;
19 signal q: std_logic_vector(2 downto 0);
20
21 begin
22
23     UUT: automat port map (clk, r, q);

```

```

23     UUT: automat port map (clk, r, q);
24
25 process
26
27 begin
28
29     clk <= '0';
30     wait for 1 ns;
31     clk <= '1';
32     wait for 1 ns;
33
34 end process;
35
36 r <= '0' after 0 ns, '1' after 2 ns;
37
38 end Behavioral;

```

## SIMULARE

