```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std logic signed.all;
use work.output array types.all;
entity CPU final is
port (
clk,reset,enable: in std logic;
pc out, alu out: out std logic vector(31 downto 0)
end CPU final;
architecture Behavioral of CPU final is
signal pc current,pc next,pc next2: std logic vector(31 downto
0) := (others => '0');
signal instruction: std logic vector(31 downto 0) := (others =>
'0');
signal read data 1 : std logic vector(31 downto 0) := (others =>
signal read data 2 : std logic vector(31 downto 0) := (others =>
'0');
signal sel: STD LOGIC := '0';
signal sel1: STD LOGIC := '0';
signal data out: STD LOGIC VECTOR(4 downto 0) := (others => '0');
signal control signals out: std logic vector(7 downto 0) :=
(others => '0');
signal s32 : std logic vector(31 downto 0) := (others => '0');
signal JMP: STD LOGIC;
signal JR: STD LOGIC;
signal ACU: std logic vector(2 downto 0):= (others => '0');
signal OCU: std logic vector(2 downto 0):= (others => '0');
signal en1: std logic := '1';
signal left shifter output: std logic vector(31 downto 0);
signal adder output1: std logic vector(31 downto 0):= (others =>
'0');
signal zero out:std logic:='0';
signal mux out 32: std logic vector(31 downto 0);
signal mux sel:std logic:='0';
signal data out1: std logic vector(31 downto 0);
signal dataout2: std logic vector(2 downto 0);
signal aluout: std logic vector(31 downto 0);
```

```
signal read data: STD LOGIC VECTOR(31 downto 0);
signal write back out: std logic vector(31 downto 0);
signal mem unit in fd: mem array;
signal mem unit out fd: mem array;
signal mem unit in de: mem array;
signal mem unit out de: mem array;
signal mem unit in em: mem array;
signal mem unit out em: mem array;
signal mem unit in mw: mem array;
signal mem unit out mw: mem array;
signal mem unit in wf: mem array;
signal mem unit out wf: mem array;
begin
process(clk, reset)
begin
 if(reset='1') then
 pc current <= x"00000000";</pre>
     pc out<=pc current;</pre>
 elsif(rising edge(clk)) then
 pc current <= pc next2;</pre>
pc out<=pc current;</pre>
 end if;
end process;
-----FETCH PHASE STARTS HERE-----
pc next <= pc current + x"00000001";</pre>
--Instruction memory
Instruction Memory: entity work. Instruction Memory
        port map
        pc=> pc current,
        instruction => instruction
        );
--end of Instruction memory
----END OF FETCH PHASE-----
mem unit in fd(0) <= instruction;</pre>
mem unit in fd(1) <= pc next;</pre>
```

```
pipeline register1: entity work.pipeline register
     port map (
           clk => clk,
           mem unit => mem unit in fd,
           mem unit out => mem unit out fd
     );
-----DECODE PHASE STARTS HERE------
--control unit
control unit: entity work.control unit
port map (
 opcode=> mem unit out fd(0)(31 downto 26),
 control signals out => control signals out
sel <= control signals out(0);</pre>
--end of control unit
--mux 2by1 5 bit
mux 2by1 5 bit: entity work.mux 2by1 5 bit
port map(
           data in lsb => mem unit out fd(0)(20 downto 16),
           data in msb => mem unit out fd(0)(15 downto 11),
           sel = > \overline{sel}
           data out => data out
--end of mux 2by1 5 bit
--register file
rf32: entity work.rf32
port map(
 rst n => reset,
 write en => mem unit out wf(2)(7),
 write addr => mem unit out wf(1)(4 downto 0),
 write data => mem_unit_out_wf(0),
 read addr 1 \Rightarrow mem unit out fd(0)(25 downto 21),
 read data 1 => read data 1,
 read addr 2 => mem unit out fd(0)(20 downto 16),
 read data 2 => read data 2
--end of register file
```

```
--sign extender
sign16x32: entity work.sign16x32
port map (
    s16 \Rightarrow mem unit out fd(0)(15 downto 0),
    s32 => s32
--end of sign extender
--OP Control
OP Control:entity work.op control
port map (
     opcode => mem unit out fd(0)(31 downto 26),
     OCU => OCU,
     en => enable
);
-- end of OP Control
--ALU Control
ALU Control:entity work.ALU Control
port map(
     funct => mem unit out fd(0)(5 downto 0),
     ACU => ACU,
     en => enable,
     JMP => JMP
);
-- end of ALU Control
sel1 \le (not mem unit out fd(0)(31)) and (not mem unit out fd(0)
(30)) and (not mem_unit_out_fd(0)(29)) and (not mem_unit_out_fd(0)
(28)) and (not mem unit out fd(0)(27)) and (mem unit out fd(0)
(26));
--mux 2by1 3 bit
mux 2by1 3 bit: entity work.mux 2by1 3 bit
port map(
           data in lsb => OCU,
           data_in msb => ACU,
           sel => \overline{sell},
           data out => dataout2
     );
--end of mux 2by1 3 bit
--Left shifter
Left shifter: entity work.Left shifter
port map(
     A \Rightarrow s32
     en => enable,
```

```
shifted => left shifter output
);
--end left Shifter
mux 2by1 32 bit1: entity work.mux 2by1 32 bit
port map (
     data in lsb =>read data 2,
     data in msb \Rightarrow s32,
     sel => control signals out(6),
     data out => data out1
);
--adder
adder output1<= left shifter output+mem unit out fd(1);</pre>
--end of adder
zero detect: entity work.zero detect
port map(
     A=>read data 1,
     B=>data out1,
     outzero=>zero out
--end of zero detector
mux sel<=zero out and control signals out(1);</pre>
mux 2by1 32 bit2: entity work.mux 2by1 32 bit
port map (
     data in lsb =>pc next,
     data in msb => adder output1,
     sel => mux sel,
     data out => mux out 32
);
JR \le JMP and (not mem unit out fd(0)(31)) and (not
mem unit out fd(0)(30)) and (not mem unit out fd(0)(29)) and (not
mem unit out fd(0)(28)) and (not mem unit out fd(0)(27)) and
(mem unit out fd(0)(26));
mux 2by1 32 bit3: entity work.mux 2by1 32 bit
port map (
     data in lsb =>mux out 32,
     data in msb => read data 1,
     sel => \overline{JR}
     data_out => pc_next2
);
---pc updated
```

```
----END OF DECODE
PHASE-----
mem unit in de(0) <= read data 1;
mem unit in de(1) <= data out1;</pre>
mem unit in de(2) <= read data 2;</pre>
mem unit in de(3) \le (28 \text{ downto } 0 = > '0') \& dataout2;
mem unit in de(4) \le (23 \text{ downto } 0 = > 0) \& \text{control signals out};
mem unit in de(5) \le (26 \text{ downto } 0 = > '0') \& data out;
pipeline register2: entity work.pipeline register
     port map(
           clk => clk,
           mem unit => mem unit in de,
           mem unit out => mem unit out de
     );
----EXECUTE PHASE STARTS HERE-----
alu clk: entity work.alu clk
port map (
      InRegA =>mem unit out de(0),
      InRegB => mem unit out de(1),
      InOp \Rightarrow mem unit out de(3)(2 downto 0),
     OutReg => aluout
);
alu out<=aluout;</pre>
----END OF EXECUTE PHASE-----
mem unit in em(0) <= aluout;</pre>
mem unit in em(1) <= mem unit out de(2);
mem_unit in em(2) <= mem unit out de(4);</pre>
mem unit in em(3) <= mem unit out de(5);
pipeline register3: entity work.pipeline register
     port map(
           clk => clk,
           mem unit => mem unit in em,
           mem unit out => mem unit out em
      );
-----MEM ACCESS PHASE STARTS HERE-----
data memory: entity work.data memory
port map(
     mem rst => reset,
     mem write => mem unit out em(2)(5),
     mem read => mem unit out em(2)(2),
     mem enable => enable,
     address => mem unit out em(0),
```

```
write data => mem unit out em(1),
     read data => read data
);
----END OF MEMORY ACCESS PHASE-----
mem unit in mw(0) <= read data;</pre>
mem unit in mw(1) <= mem unit out em(0);</pre>
mem unit in mw(2) <= mem unit out em(2);</pre>
mem unit in mw(3) <= mem unit out em(3);</pre>
pipeline register4: entity work.pipeline register
     port map(
           clk => clk,
           mem unit => mem unit in mw,
           mem unit out => mem unit out mw
     );
-----WRITE BACK PHASE STARTS
mux 2by1 32 bit4: entity work.mux 2by1 32 bit
port map (
     data in lsb => mem unit out mw(1),
     data in msb => mem unit out mw(0),
     sel \Rightarrow mem unit out mw(2)(3),
     data out => write back out
);
----END OF WRITE BACK PHASE-----
mem unit in wf(0) <= write back out;</pre>
mem_unit_in_wf(1) <= mem_unit_out_mw(3);</pre>
mem unit in wf(2) <= mem unit out mw(2);</pre>
pipeline register5: entity work.pipeline register
     port map (
           clk => clk,
           mem unit => mem unit in wf,
           mem unit out => mem unit out wf
     );
end behavioral;
```