```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.numeric std.all;
entity control unit is
port (
 opcode: in std logic vector(5 downto 0);
control signals out: out std logic vector(7 downto 0)
end control unit;
-- RegDst, Branch, MW, AluOp, AluSrc, MTR, MR, , RW
-- 1 RegDst
-- 2 Branch
-- 3 MemRead
-- 4 MemToReg (MTR)
-- 5 ALU op
-- 6 MemWrite
-- 7 ALU Src
-- 8 RW
Architecture Behavioural of control unit is
     process (opcode)
     begin
     case opcode is
     when "000001" => control signals out<="10010101";
     when "000100" => control signals out <= "00010110";
     when "001000" => control_signals_out<="110101000";
     when "001100" => control signals out<="110101000";
     when "100011" => control signals out<="11011100";
     when "101011" => control_signals_out<="01111001";</pre>
     when others => control signals out <= "00000000";
end case;
end process;
end Behavioural;
```