```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity data memory is
     port(
           mem rst: in STD LOGIC;
           mem_write: in STD LOGIC;
           mem read: in STD LOGIC;
           mem enable: in STD LOGIC;
           address: in STD_LOGIC_VECTOR(31 downto 0);
           write data: in STD LOGIC VECTOR(31 downto 0);
           read data: out STD LOGIC VECTOR(31 downto 0)
     );
end data memory;
architecture behavioral of data memory is
type mem array is array(0 to (2**8)-1) of STD LOGIC VECTOR(31
downto 0);
signal mem unit: mem array := (others => '0'));
     process(mem rst,mem enable,mem write,address,write data)
     begin
                if (mem rst = '1') then
                      mem unit<= (others => (others => '0'));
                elsif(mem_enable = '1') then
                      if (mem write = '1') then
                           mem unit(to integer(unsigned(address(7)))
downto 0))))<=write data;</pre>
                      end if;
                end if;
     end process;
      read data<=mem unit(to integer(unsigned(address(7 downto
0)))) when (mem read = '1') else (others => '0');
end behavioral;
```