```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC signed.all;
use IEEE.numeric_std.all;
entity zero detect is
Port( A : in STD LOGIC VECTOR(31 downto 0);
B : in STD LOGIC VECTOR(31 downto 0);
outzero: out STD LOGIC);
end zero detect;
architecture behavioural of zero detect is
signal temp: STD LOGIC VECTOR(31 downto 0);
begin
OutZero \leftarrow '1' when temp = x"00000000" else '0';
process(A,B)
begin
if(A>B) then
temp \leq A - B;
else
temp <= B - A;
end if;
end process;
end behavioural;
```