```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
USE IEEE.numeric std.all;
entity rf32 is
port (
rst n : in std logic;
write en: in std logic; -- write control
write_addr: in std_logic_vector(4 downto 0); -- write address
 write_data: in std_logic_vector(31 downto 0);
 read addr 1: in std logic vector(4 downto 0);
 read data 1: out std logic vector(31 downto 0);
 read addr 2: in std logic vector(4 downto 0);
read data 2: out std logic vector(31 downto 0)
);
end rf32;
architecture Behavioral of rf32 is
type reg type is array (0 to 31 ) of std logic vector (31 downto
0);
signal reg array: reg_type;
begin
process(rst n, write en, write addr, write data)
begin
 if(rst n='1') then
     reg array<=(others => (others => '0'));
     reg array(0) \leq x"00000000";
     reg array(1) \leq x"00000001";
     reg array(2) \leq x"00000002";
     reg array(3) \leq x "00000003";
     reg array(4) \leq x"00000004";
     reg array(5) \leq x"00000005";
     reg array(6) \leq x"00000006";
     reg array(7) \leq x"00000007";
     reg array(8) \leq x"00000008";
     reg array(9) <= x"00000009";
 else
   if (write en='1') then
    reg array(to integer(unsigned(write addr(4 downto 0)))) <=
write data;
   end if;
end if;
end process;
read data 1 \le x"00000000" when read addr 1(4 \text{ downto } 0) =
"00000" else reg array(to integer(unsigned(read addr 1(4 downto
0))));
read data 2 \le x"000000000" when read addr 2(4 \text{ downto } 0) =
"00000" else reg array(to integer(unsigned(read addr 2(4 downto
0))));
```

end Behavioral;