```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY CPU tb IS
END CPU tb;
ARCHITECTURE behavior OF CPU tB IS
    COMPONENT CPU final
    PORT (
         clk: IN std logic;
         reset : IN std logic;
        enable : IN std logic;
        pc out: out std logic vector(31 downto 0);
        alu out : OUT std logic vector(31 downto 0)
    END COMPONENT;
   signal clk : std logic := '0';
   signal reset : std logic := '0';
    signal enable : std logic := '1';
   signal pc out : std logic vector(31 downto 0);
   signal alu out : std logic vector(31 downto 0);
   constant clk period : time := 20 ns;
BEGIN
   uut: CPU final PORT MAP (
          clk => clk,
          reset => reset,
      enable=>enable,
         pc_out => pc_out,
          alu out => alu out
   -- Clock process definitions
  clk process :process
  begin
  clk <= '0';
 wait for clk_period/2;
  clk <= '1';
 wait for clk period/2;
  end process;
   -- Stimulus process
   stim proc: process
   begin
      reset <= '1';
     wait for clk period;
     reset <= '0';
      -- insert stimulus here
```

wait;
end process;

END;