

B-E / B-Teach MODEL EXAMINATION NOVEMBER/

DECEMBER 2020

Third semester

NAME : G. RAMBALAJI

Branch : CSE

Subject } CS8382 - Digital system Laboratory  
Code :

DATE : 16/12/2020

REG : 111719104129

i) using HDL simulate only one FlipFlop.

Aim

To design a ripple Counter and verify its output using Verilog HDL

Tools Required:

Xilinx 8.1 ISE

Algorithm:

\* Get input as "clk" and the outputs as 'qa', 'qb', 'qc', 'qabar', 'qbbar', 'qcbbar'.

\* The outputs are obtained using t-flipflop for T-flip flop:

(ii) Get the input at t, clk and output q, qbar

(iii) operation when  $t=0 \rightarrow$  previous state

(iv) when  $t=1 \rightarrow q = \sim q$ ;  $qbar = \sim q$

T-Flip-flop is a flip-flop in which the state change (toggle) when transition occurs from 0 to 1. Ripple counter is asynchronous counter using T-Flip-flop

## Program

```
module ripplecounter(clk, qa, qb, qc, qabar,
qbbar, qcbbar);
input clk;
output qa, qb, qc, qabar, qbbar, qcbbar;
tflipflop g1(1, clk, qc, qcbbar);
tflipflop g2(1, clk, qb, qbbar);
tflipflop g3(1, clk, qa, qabar
qabar);
endmodule.
```

## // t flipflop

```
module tflipflop(t, clk, q, qbar);
input t, clk;
output q, qbar;
reg q, qbar;
initial
begin
q = 0;
qbar;
end
always @(negedge clk)
begin
if (t == 1)
begin
q = qbar;
qbar = q;
end
end
end
```

else

begin

$q = \neg q$ ;

$q_{bar} = \neg q_{bar}$

end

end

end module .

CircuitVerse - Digital Circuit Sim. x


+

← → ↺

🔒 circuitverse.org/simulator/edit/4129-rambalaji-g-digital-lab-model-practicals-outputs

🗨 🔍 ☆ ⚙️ 👤

Paused

CircuitVerse

Project ▾

Circuit ▾

Tools ▾

Help ▾

Untitled

4129 RAMBALAJI.G

tflop x half adder x half subtractor x +

```
1 // Write Some Verilog Code Here!
2 module tflop( t, clk, q , qbar);
3     input t, clk;
4     output q, qbar;
5     reg q, qbar;
6     initial
7     begin
8         q=0;
9         qbar=1;
10
11     end
12     always@(negedgeclk)
13     begin
14         if (t == 1)
15         begin
16             q = q;
17             qbar = qbar;
18         end
19         else
20         begin
21             q = ~q;
22             qbar = ~qbar;
23         end
24     end
25 endmodule
```

VERILOG MODULE

Reset Code

Save Code

PROPERTIES

PROJECT PROPERTIES

Project:

Untitled

Circuit:

tflop

Clock Time (ms):

- 500 +

Clock Enabled:

Lite Mode:

Edit Layout

Delete Circuit

Result

Thus ripple counter is designed using  
~~using~~ HDL



(ii) Design and implement a Combinational circuit using basic gates for arbitrary function like a half adder and half subtractor.

Aim

To Design and construct half subtractor, half Adder.

Procedure

Half Adder

- \* Design the half Adder using input & output element from the circuit element
- \* now select input and output and by one select the Properties and give the labels to input and output x, y, Sum & Carry
- \* now click the empty region of canvas in half adder circuit you'll get "edit layout" in Properties like if you will half adder representation in block diagram from which you can change layout per requirements then click 'save'

Halt subtractor.

(\*) For the same produce as Halt Adder and design Halt Subtractor.

Halt Adder Truth Table.

A	B	CARRY	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


Halt Subtractor

A	B	Borrow	Difference
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0



CIRCUIT ELEMENTS

TIMING DIAGRAM



PROPERTIES

PROJECT PROPERTIES

Project:

Untitled

Circuit:

half subtractor

Clock Time (ms):

- 500 +

Clock Enabled: ☒


Lite Mode: ☐

Edit Layout

Delete Circuit

CIRCUIT ELEMENTS

TIMING DIAGRAM



**PROPERTIES**

**PROJECT PROPERTIES**

**Project:**  
Untitled

**Circuit:**  
half adder

**Clock Time (ms):**  
- 500 +

**Clock Enabled:** ☒

**Lite Mode:** ☐

Edit Layout

Delete Circuit

Result

Thus half adder, half subtractor circuits  
are verified.