B-E/B-Teach MODEL EXAMINATION NOVEMBER

DECM8ER 2020

Third semester

NAME: G.RAMBALAJI

Bronch: CSE

subject ? CS8382 - Digital system Laboratory.

DATE: 16/12/2020

RCg: 111719104129

with the bright of code w

1) Using HDL Simulate ony one FlipFlop.

Aim

Jo design a ripple Counter and regify its output using verilog HDL

Tools Roguirod:

XILINX 8.1 ISE

Algorithm:

* Get input as "clk" and the owners
ors'qa, 'qb', 'qc', 'qabou', 'qbban', 'qcbas',

adol medige lating - 185820 I billion Lobo

- *) The outputs were obtained using t-tiptler for 7-flip flop:
- (ii) Get the input at E, clk and output 2, 960)
- (iii) operation when t=0—7 previous stake (iiv) when $t=1 \rightarrow q=-q$; 9 ban = $\sim q$
- 7- flip-flop son flip-flop in which the state sharpe (toggels)
 when Ivansifion occurs from o to 1. Ripple
 when I asynchronous counter using 7-tlip-flop
 counder is asynchronous counter using 7-tlip-flop

```
Program
```

```
module suipplocounter (clk, ga, gb, vc, gabas, gbbar, gcbour);

input clk;

output ga, 9b, vc, vabour, gbbar, gcbour.

t flipflop g.(1, clk, vc, qcbour);

tflipflop g1(1, clk, qb, 9bbour);

tflipflor g1(1, clik, qa, qbbour);

endmodule.
```

1/t flipflop

```
module Hipflop (t, clk, or or, 9town).

in put t, clk;

output 9, 18bour;

oreg or, 9bour;

initial

boogin

or=0;

orbour;

end

always @ (rugodgclk)

bogin.

it (t==1)

bogin.


or=or,

orbour=bour;


end
```

end
end module.









Rosult

Thus ripple counter is designed using works HDC

(ii) Dosign and implement a combinational circuit using basic gates for arbitrary function like a halt adder and halt subtractor.

Alm

To Dosign and construct haltsubtractor, halt Added tsings.

Proceduce

Half Addley

* Pesign the halt Adder cusing input

st output element from the circuit clement

* Now select input and output and

by one select the properation and give the labels to

input and output x . Y, Som 98 casely

now click the comply on engion of convoys in talt added circuit you ill get "Edit layout" in properties dike if you will halt added respects estation in block diagram from which you conchange layout per magnificant

Halt substractor.

(*) Forly the some produce as Halt Addies and design Halt Substractor.

reformation or them to ""


Malt Addey Iruth Job 6.


	A	В	CARRY	Sum
A contract of the contract of	0	O	О	0
	Ŋ		O	
	[b	ට	
		197). IC	hole :	0
-40		The second		

at 0,000 at

Halt Substractor

	KIN YYS	F) 201	(A) 1 (1) (1)
A	B	Borrow	Difference.
0	0	0	0
0	(1)	41601	i do
Lukt	0	0	1961 H
a policy	World	D	019
129	1		





Result
Thus halt adder, halt substractor circuts
are very Fied.