

13.4 Thermal Specifications

To ensure proper operation of the 82599, the thermal solution must maintain a case temperature at or below the values specified in Table 13-1. System-level or component-level thermal enhancements are required to dissipate the generated heat to ensure the case temperature never exceeds the maximum temperatures, listed in Table 13-2. Table 13-1 lists the thermal performance parameters per JEDEC JESD51-2 standard. In Table 13-1 the θ JA values should be used as reference only and can vary by system environment. Ψ JT values also can vary by system environment, and are given in Table 13-1 as the maximum value for the 82599 simulations.

Analysis indicates that real applications are unlikely to cause the 82599 to be at Tcase-max for sustained periods of time. Given that Tcase should reasonably be expected to be a distribution of temperatures, sustained operation at Tcase-max may affect long-term reliability of the 82599 and the system, and sustained operation performance at Tcase-max should be evaluated during the thermal design process and steps taken to further reduce the Tcase temperature.

Good system airflow is critical to dissipate the highest possible thermal power. The size and number of fans, vents, and/or ducts, and, their placement in relation to components and airflow channels within the system determine airflow. Acoustic noise constraints may limit the size and types of fans, vents and ducts that can be used in a particular design.

To develop a reliable, cost-effective thermal solution, all of the system variables must be considered. Use system-level thermal characteristics and simulations to account for individual component thermal requirements.

Table 13-1 Package Thermal Characteristics in Standard JEDEC Environment

Package	θ _{JA} (°C/W)	Ψ _{JT} (°C/W)
25 mm FCBGA without IHS ¹	22.6 ⁴	0.54 ⁶
25 mm FCBGA without IHS -HS (7.11mm height) ²	14.5 ⁵	0.54
25 mm FCBGA without IHS -HS (11.43mm height) ³	11.3 ⁵	0.54

Notes:

- 1. Integrated Heat Spreader (the 82599 is Bare die).
- 2. Heat sink with low profile 7.11 mm
- 3. Heat sink with high profile 11.43 mm
- 4. Integrated Circuit Thermal Measurement Method-Electrical Test Method EIA/JESD51-1, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air), No Heat sink attached EIAJESD51-2.
- 5. Natural Convection (Still Air), Heat sink attached.
- 6. Ψ_{TT} is given as maximum value for a worst-case the 82599 scenario, and might vary to a lesser values in some scenarios



Table 13-2 Absolute Thermal Maximum Rating (°C)

Application	TDP Power (W) ¹	Tcase Max-hs ² (°C)
Intel [®] 82599 10 GbE Controller	7.1 @ 123 °C Tj_max	119

Notes:

- Maximum power, also known as Thermal Design Power (TDP), is a system design target associated with the maximum
 component operating temperature specifications. Maximum power values are determined based on typical DC electrical
 specification and maximum ambient temperature for a worst-case realistic application running at maximum utilization.
- Tcase Max-hs is defined as the maximum case temperature at TDP conditions. Tcase Max-hs is dictated by Tj_max equals to 123 °C.

Thermal parameters defined above are based on simulated results of packages assembled on standard multi layer 2s2p 1.0-oz Cu layer boards in a natural convection environment. The maximum case temperature is based on the maximum junction temperature and defined by the relationship, maximum Tcase = Tjmax — ($_{\rm JT}$ x Power) where $_{\rm JT}$ is the junction-to-top (of package) thermal characterization parameter. If the case temperature exceeds the specified Tcase max, thermal enhancements such as heat sinks or forced air will be required. $_{\rm JA}$ is the thermal resistance junction-to-ambient of the package.

13.5 Case Temperature

The 82599 is designed to operate properly as long as Tcase rating is not exceeded. This chapter discusses proper guidelines for measuring the case temperature.

13.6 Thermal Attributes

13.6.1 Designing for Thermal Performance

Section 13.14 and Section 13.15 provide system design recommendations required to optimize product line thermal performance.

13.6.2 Model System Definition

A system with the following attributes was used to generate thermal characteristics data:

- Heatsink case described in Section 13.9.
- Six-layer, 4.5 x 4 inch PCB.

Note:

All data is preliminary and is not validated against physical samples. Your system design may be significantly different. A larger board with more than six copper layers may improve thermal performance.



13.6.3 Package Thermal Characteristics

See Table 13-3 to determine the optimum airflow and heatsink combination for the 82599. Figure 13-1 shows the required ambient temperature versus airflow for a typical 82599 system.

Table 13-3 shows Tcase as a function of airflow and ambient temperature at the Thermal Design Power (TDP) for a typical 82599 system. Your system design may vary from the typical system board environment used to generate the values.

Note:

Thermal models are available upon request (Flotherm*: 2-Resistor, Delphi, or Detailed). Contact your local Intel sales representative for product line thermal models.




Figure 13-1 82599 Max Allowable Ambient @ 8.82W (JEDEC Card)



Table 13-3 82599 Expected Tcase (°C) for Two Heat Sinks at 8.82 W (JEDEC Card)

	Case Tempe	erature (Max	= 119C)	1		1	1	, ,	-	7
	11.43 mm H	ligh Heat Si	nk							
		di di di			Ai	rflow (LFM)	-	7.700		G. Maril
		0	50	100	150	200	250	300	350	400
	45	122.8	104.2	91.84	83.02	77.09	73.2	70.68	68.84	67.41
	50	129.2	107.35	96.42	87.855	82.07	78.2	75.68	73.835	72.405
	55	135.6	110.5	101	92.69	87.05	83.2	80.68	78.83	77.4
Ambient	60	141.7	115.35	105.4	97.545	92.015	88.2	85.675	83.82	82.39
	65	147.8	120.2	109.8	102.4	96.98	93.2	90.67	88.81	87.38
Temp (C)	70	153.1	125.05	112.9	107.2	101.94	98.2	95.685	93.81	92.38
	75	158.4	129.9	116	112	106.9	103.2	100.7	98.81	97.38
	80	162.15	134.65	120.75	115.35	111.85	108.2	105.7	103.805	102.39
6	85	165.9	139.4	125.5	118.7	116.8	113.2	110.7	108.8	107.4
	/.11 mm Hi	igh Heat Sin	k	19						
			1621	Sec.		rflow (LFM)				
		0	50	100	150	200	250	300	350	400
	45	149.7	124.4	104.7	93.65	85.72	80.19	76.51	73.73	71.59
	50	154.7	129.1	109.2	98.47	90.63	85.15	81.49	78.73	76.59
	55	158.7	133.8	113.7	103.2	95.7	90.09	86.56	83.73	81.59
Ambient Temp ('C)	60	162	138.6	120	107.9	100.6	95.25	91.56	88.73	86.58
	65	166	143.6	124.7	112.7	105.6	100.1	96.51	93.72	91.58
	70	169.8	148.6	129.5	117.5	110.5	105.1	101.5	98.72	96.58
	75	173.9	153.7	134.2	122.9	115.4	110.1	106.5	103.7	101.6
	80	177.3	158.7	138.9	127.9	120.2	115	111.5	108.7	106.6
	85	179.6	163.7	143.6	132.8	125.5	120	116.4	113.7	111.6

Note: The Orange blocked value(s) indicate airflow/ambient combinations that exceed the allowable case temperature for the 82599 at 8.82 W.

13.7 Thermal Enhancements

One method frequently used to improve thermal performance is to increase the device surface area by attaching a metallic heatsink to the component top. Increasing the surface area of the heatsink reduces the thermal resistance from the heatsink to the air, increasing heat transfer.

13.8 Clearances

A heatsink should have a pocket of air around it that is free of obstructions. Though each design may have unique mechanical restrictions, the recommended clearances for a heatsink used with the 82599 are shown in Figure 13-2 assuming one of the 40 x 40mm reference heat sinks is selected. Retention clip selection is open, and example keep-outs and board through holes are given in Figure 13-2 and Figure 13-3 for a torsion retention clip.






Figure 13-2 Heatsink Keep-out Restrictions






Figure 13-3 Bottom Side Keep-out

13.9 Default Enhanced Thermal Solution

If you have no control over the end-user's thermal environment or you wish to bypass the thermal modeling and evaluation process, use the Default Enhanced Thermal Solution (see Figure 13-4).

If, after implementing the recommended enhanced thermal solution, the case temperature continues to exceed allowable values, then additional cooling is needed. This additional cooling may be achieved by improving airflow to the component and/or adding additional thermal enhancements.



13.10 Extruded Heatsinks

If required, the following extruded heatsinks are the suggested for the 82599 thermal solutions. Other equivalent heatsinks and their sources are provided in Section 13.14.




Figure 13-4 Extruded Heatsinks



13.11 Attaching the Extruded Heatsink

The extruded heatsink may be attached using clips with a phase change thermal interface material.

13.11.1 Clips

A well-designed clip, in conjunction with a thermal interface material (tape, grease, etc.) often offers the best combination of mechanical stability and reworkability. Use of a clip requires significant advance planning as mounting holes are required in the PCB.

Use non-plated mounting with a grounded annular ring on the solder side of the board surrounding the hole. For a typical low-cost clip, set the annular ring inner diameter to 150 mils and an outer diameter to 300 mils. Define the ring to have at least eight ground connections. Set the solder mask opening for these holes with a radius of 300 mils.

13.11.2 Thermal Interface (PCM45 Series)

The recommended thermal interface is PCM45 Series from Honeywell. The PCM45 Series thermal interface pads are phase change materials formulated for use in high performance devices requiring minimum thermal resistance for maximum heat sink performance and component reliability. These pads consist of an electrically non-conductive, dry film that softens at device operating temperatures resulting in "greasy-like" performance. However, Intel has not fully validated the PCM45 Series TIM.

Each PCA, system and heatsink combination varies in attach strength. Carefully evaluate the reliability of tape attaches prior to high-volume use.

13.11.3 Avoid Damaging Die-Side Capacitors with Heat Sink Attached

Capacitors on the die side are not protected and can be damaged during heat sink attachment. If the heat sink is tilted from the die it is possible that the heat sink will make contact with the capacitors prior to making contact with the package substrate. Figure 13-5 shows how the capacitors can be exposed to heat sink contact by drawing a plane from the die edge to the substrate edge. Figure 13-6 shows an example of the damage caused by heat sink contact. It is recommended that heat sinks be attached vertically, with the heat sink bottom surface parallel to the die surface to avoid contact with the capacitors.





Figure 13-5 Die-Side Capacitors Exposed to Heat Sink Contact




Figure 13-6 Example for Damage Caused by Heat Sink Contact

13.11.4 Maximum Static Normal Load

the 82599 package has a bare die that is capable of sustaining a maximum static normal load of 15 lbf (66.7 N). This load is a uniform compressive load in a direction perpendicular to the die top surface. This mechanical load limit must not be exceeded during heatsink installation, mechanical stress testing, standard shipping conditions, and/or any other use condition. Note that the heat sink attach solution must not include continuous stress to the package, with the exception of a uniform load to maintain the heatsink-to-package thermal interface. This load specification is based on limited testing for design characterization, and is for the package only.



13.12 Reliability

Each PCA, system and heatsink combination varies in attach strength and long-term adhesive performance. Carefully evaluate the reliability of the completed assembly prior to high-volume use. Some reliability recommendations are shown in Table 13-4.

Table 13-4 Reliability Validation

Test ¹	Requirement	Pass/Fail Criteria ²
Mechanical Shock	50G trapezoidal, board level 11 ms, 3 shocks/axis	Visual and Electrical Check
Random Vibration	7.3G, board level 45 minutes/axis, 50 to 2000 Hz	Visual and Electrical Check
High-Temperature Life	85 °C 2000 hours total Checkpoints occur at 168, 500, 1000, and 2000 hours	Visual and Mechanical Check
Thermal Cycling	Per-Target Environment (for example: -40 °C to +85 °C) 500 Cycles	Visual and Mechanical Check
Humidity	85% relative humidity 85 °C, 1000 hours	Visual and Mechanical Check

^{1.} Performed the above tests on a sample size of at least 12 assemblies from 3 lots of material (total = 36 assemblies)

13.12.1 Thermal Interface Management for Heat-Sink Solutions

To optimize the 82599 heatsink design, it is important to understand the interface between the heat spreader and the heatsink base. Thermal conductivity effectiveness depends on the following:

- · Bond line thickness
- · Interface material area
- Interface material thermal conductivity

13.12.1.1 Bond Line Management

The gap between the heat spreader and the heatsink base impacts heat-sink solution performance. The larger the gap between the two surfaces, the greater the thermal resistance. The thickness of the gap is determined by the flatness of both the heatsink base and the heat spreader, plus the thickness of the thermal interface material (for example, PSA, thermal grease, epoxy) used to join the two surfaces.

^{2.} Additional pass/fail criteria can be added at your discretion.



13.12.1.2 Interface Material Performance

The following factors impact the performance of the interface material between the heat spreader and the heatsink base:

- · Thermal resistance of the material
- Wetting/filling characteristics of the material

13.12.1.3 Thermal Resistance of the Material

Thermal resistance describes the ability of the thermal interface material to transfer heat from one surface to another. The higher the thermal resistance, the less efficient the heat transfer. The thermal resistance of the interface material has a significant impact on the thermal performance of the overall thermal solution. The higher the thermal resistance, the larger the temperature drop required across the interface.

13.12.1.4 Wetting/Filling Characteristics of the Material

The wetting/filling characteristic of the thermal interface material is its ability to fill the gap between the heat spreader top surface and the heatsink. Since air is an extremely poor thermal conductor, the more completely the interface material fills the gaps, the lower the temperature-drop across the interface, increasing the efficiency of the thermal solution.

13.13 Measurements for Thermal Specifications

Determining the thermal properties of the system requires careful case temperature measurements. Guidelines for measuring the 82599 case temperature are provided in Section 13.13.1.

13.13.1 Case Temperature Measurements

Maintain the 82599 Tcase at or below the maximum case temperatures listed in Table 13-2 to ensure functionality and reliability. Special care is required when measuring the Tcase temperature to ensure an accurate temperature measurement. Use the following guidelines when making Tcase measurements:

- Measure the surface temperature of the case in the geometric center of the case top.
- Calibrate the thermocouples used to measure Tcase before making temperature measurements.
- Use 36-gauge (maximum) K-type thermocouples.



Care must be taken to avoid introducing errors into the measurements when measuring a surface temperature that is a different temperature from the surrounding local ambient air. Measurement errors may be due to a poor thermal contact between the thermocouple junction and the surface of the package, heat loss by radiation, convection, conduction through thermocouple leads, and/or contact between the thermocouple cement and the heat-sink base (if used).

13.13.2 Attaching the Thermocouple (No Heatsink)

The following approach is recommended to minimize measurement errors for attaching the thermocouple with no heatsink:

- Use 36-gauge or smaller-diameter K-type thermocouples.
- Ensure that the thermocouple has been properly calibrated.
- Attach the thermocouple bead or junction to the top surface of the package (case) in the center of the heat spreader using high thermal conductivity cements.

Note: It is critical that the entire thermocouple lead be butted tightly to the heat spreader.

Attach the thermocouple at a 0° angle if there is no interference with the thermocouple attach location or leads (see Figure 13-7). This is the preferred method and is recommended for use with packages not having a heat sink.



Figure 13-7 Technique for Measuring Tcase with 0° Angle Attachment, No Heatsinks

13.13.3 Attaching the Thermocouple (Heatsink)

The following approach is recommended to minimize measurement errors for attaching the thermocouple with heatsink:

- Use 36-gauge or smaller diameter K-type thermocouples.
- Ensure that the thermocouple is properly calibrated.
- Attach the thermocouple bead or junction to the case's top surface in the geometric center using a high thermal conductivity cement.

Note: It is critical that the entire thermocouple lead be butted tightly against the

• Attach the thermocouple at a 90° angle if there is no interference with the thermocouple attach location or leads (Figure 13-8). This is the preferred method and is recommended for use with packages with heatsinks.



- For testing purposes, a hole (no larger than 0.150 inches in diameter) must be drilled vertically through the center of the heatsink to route the thermocouple wires out.
- Ensure there is no contact between the thermocouple cement and heatsink base. Any contact affects the thermocouple reading.




Figure 13-8 Technique for Measuring Tcase with 90° Angle Attachment

13.14 Heatsink and Attach Suppliers

Table 13-5 Heatsink and Attach Suppliers

Part	Part Number	Supplier	Contact
Extruded Al Heat sink + Clip + PCM45 (TIM) Assembly	Generated specific to customer numbering scheme	Cooler Master	Eugene Lai Cooler Master USA, INC. (Fremont) Office: 510-770-8566 # 222 yuchin_lai@coolermaster.com
PCM45 Series	PCM45F	Honeywell	North America Technical Contact: Paula Knoll 1349 Moffett Park Dr. Sunnyvale, CA 94089 Cell: 1-858-705-1274 Business: 858-279-2956 paula.knoll@honeywell.com



13.15 PCB Guidelines

The following general PCB design guidelines are recommended to maximize thermal performance of FCBGA packages:

- When connecting ground (thermal) vias to the ground planes, do not use thermalrelief patterns.
- Thermal-relief patterns are designed to limit heat transfer between vias and the copper planes, thus constricting the heat flow path from the component to the ground planes in the PCB.
- As board temperature also has an effect on the thermal performance of the package, avoid placing the 82599 adjacent to high-power dissipation devices.
- If airflow exists, locate the components in the mainstream of the airflow path for maximum thermal performance. Avoid placing the components downstream, behind larger devices or devices with heat sinks that obstruct the air flow or supply excessively heated air.

Note: The previous information is provided as a general guideline to help maximize the thermal performance of the components.



14.0 Diagnostics

14.1 Link Loopback Operations

Loopback operations are supported by the 82599 to assist with system and device debug. Loopback operation can be used to test transmit and receive aspects of software drivers, as well as to verify electrical integrity of the connections between the 82599 and the system (such as PCIe bus connections, etc.). Loopback operation is supported as follows:

Internal Loopback:

• Tx->Rx MAC Loopback — This loopback is closed on the internal XGMII interface of the MAC core (Does not apply to PCS or analog cores).

To configure the 82599 for Tx->Rx loopback operation:

- 1. Configure the desire speed (10 GbE/1 GbE).
- 2. In AUTOC register (see Section 8.2.3.22.19) set the LMS field value to the desired speed (0x0 -
 - 1 GbE, 0x1-10 GbE) and set the *FLU* bit to 1b in order to force linkup. All other bits are a don't care. In the HLREG0 register (see Section 8.2.3.22.8), set the *LPBK* bit to 1b.

Link indication in register LINKS (see Section 8.2.3.22.20) should be ignored:

LINK configuration should be done as in regular functional mode (see Section 4.6.4). All LINK modes can be configured, but auto-negotiation should be disabled.

 Rx->Tx Loopback — This loopback is closed in the internal XGMII interface (covers analog and the enabled PCS blocks). Note that 10b/8b encoding is done through this loopback, so IDLE patterns might be different between the received and transmitted data.

For the loopback to be functional, a functional link (with a link partner) should be achieved (sync and alignment).

LINK configuration should be done as in regular functional mode (see Section 4.6.3), and all LINK modes can be configured.

Loopback limitations:

• Short preamble with minimal IPG is not supported with loopback operation.

Note:

Transmitted data might violate the minimum IPG specification requirements. For more details on the 82599 loopback modes, refer to the Intel® Ethernet Controllers Loopback Modes Guide.



NOTE: This page intentionally left blank.



15.0 Glossary and Acronyms

Term	Definition
1 KB	A value of 1 KB equals 1024 bytes.
1's complement	A system known as ones' complement can be used to represent negative numbers in a binary system. The ones' complement form of a negative binary number is the bitwise NOT applied to it.
2's complement	A system of two's-complement arithmetic represents negative integers by counting backwards and wrapping around. Any number whose left-most bit is 1 is considered negative.
1000BASE-BX	1000BASE-BX is the PICMG 3.1 electrical specification for transmission of 1 Gb/s Ethernet or 1 Gb/s fibre channel encoded data over the backplane.
1000BASE-T	1000BASE-T is the specification for 1 Gb/s Ethernet over category 5e twisted pair cables as defined in IEEE 802.3 clause 40.
1000BASE-BX	1000BASE-BX is the PICMG 3.1 electrical specification for transmission of 1 Gb/s Ethernet or 1 Gb/s Fibre Channel encoded data over the backplane.
1000BASE-CX	1000BASE-CX over specially shielded 150 Ω balanced copper jumper cable assemblies as specified in IEEE 802.3 Clause 39.
10GBASE-BX4	10GBASE-BX4 is the PICMG 3.1 electrical specification for transmission of 10 Gb/s Ethernet or 10 Gb/s Fibre Channel encoded data over the backplane.
10GBASE-CX4	10GBASE-CX4 over shielded 100 Ω balanced copper jumper cable assemblies as specified in IEEE 802.3 Clause 54.
AAD	Additional Authentication Data input, which is authenticated data that must be left un-encrypted.
ACK	Acknowledgement
ACPI	Advanced Configuration and Power Interface — ACPI reset is also known as D3hot-D0 transition.
AEN	Address Enable
AER	Advanced Error Reporting
AFE	Analog Front End
	IP Authentication Header — An IPsec header providing authentication capabilities defined in RFC 2402 For an example of an AH packet diagram see below:
	Next Header: Identifies the protocol of the transferred data.
	Payload Length: Size of AH packet.
AH	RESERVED: Reserved for future use (all zero until then).
	 Security Parameters Index (SPI): Identifies the security parameters, which, in combination with the IP address, then identify the Security Association implemented with this packet.
	Sequence Number: Monotonically increasing number, used to prevent replay attack
	 Authentication Data: Contains the integrity check value (ICV) necessary to authenticate the packet; it may contain padding.
AN	Auto negotiation
AN	Association Number
APIC	Advanced Programming Interrupt Controller
APM	Advanced Power Management



Term	Definition
APT	Advanced Pass Through mode
ARI	Alternative Routing ID capability structure– This is a new capability that allows an interpretation of the Device and Function fields as a single identification of a function within the bus.
ARP	Address Resolution Protocol
b/w or BW	Bandwidth
backbone	A bus shared by many clients for example a management backbone or a host backbone
BAR	Base Address Register
BCN	Backward Congestion Notification.
BCNA	BCN Address
BDF	Bus/Device/Function
BER	Bit Error Rate
BIOS	Basic Input/Output System.
BIST	Built-In Self Test
BKM	Best Known Method
ВМС	Baseboard Management Controller
BME	Bus Master Enable
BT	Byte Time.
BYTE alignment	Implies that the physical addresses can be odd or even. Examples: 0FECBD9A1h, 02345ADC6h.
BWG	Bandwidth Group.
CA	Secure Connectivity Association (CA): A security relationship, established and maintained by key agreement protocols, that comprises a fully connected subset of the service access points in stations attached to a single LAN that are to be supported by LinkSec.
CAM	Content Addressable Memory
Ciphertext	Encrypted data, whose length is exactly that of the plaintext.
CFI	Canonical Form Indicator
CM-Tag	Congestion Management tag
concurrency	The concurrent (simultaneous) execution of multiple interacting computational tasks. These tasks may be implemented as separate programs, or as a set of processes or threads created by a single program.
corner case	A problem or situation that occurs only outside of normal operating parameters — specifically one that manifests itself when multiple environmental variables or conditions are simultaneously at extreme levels. For example, a computer server may be unreliable, but only with the maximum complement of 64 processors, 512 GB of memory, and over 10,000 signed-on users. From Wiki.
CPID	Congestion Point Identifier –which should include the congestion point Ethernet MAC Address, as well as a local identifier for the local congestion entity, usually a queue in the switch.
CRC	Cyclic Redundancy Check A cyclic redundancy check (CRC) is a type of function that takes as input a data stream of unlimited length and produces as output a value of a certain fixed size. The term CRC is often used to denote either the function or the function's output. A CRC can be used in the same way as a checksum to detect accidental alteration of data during transmission or storage. CRCs are popular because they are simple to implement in binary hardware, are easy to analyze mathematically, and are particularly good at detecting common errors caused by noise in transmission channels. From Wiki
CRS	Carrier Sense Indication.
CSMA/CD	802.3 Carrier Sense Multiple Access / Collision Domain Ethernet LCI-2 Interface to an external LAN Connected Device to provide wired LAN connectivity.



CSR Cisco Trusted Security CTS Cisco Trusted Security D0a Active Alta Controller enters an active state. D10a DA Active International state. Once memory space is enabled all internal clocks are activated and the LAN Controller enters an active state. D0a D0 Active International Color of Name International	Term	Definition
Active fully operational state. Once memory space is enabled all internal clocks are activated and the DO Active DO 4. The DOB state is a low-power state used after PCI Reset (SPXB Reset) is de-asserted following power-up on the power of it in the power state used after PCI Reset (SPXB Reset) is de-asserted following power-up on the power state used after PCI Reset (SPXB Reset) is de-asserted following power-up on the power of it in the power of	CSR	Control / Status Register
DO Active LAN Controller enters an active state. DOU DOU DOU Uninitialized DOU DOU DOU DOU DOU DOU DOU DOU DOU DO	CTS	Cisco Trusted Security
D0 uninitialized up (cold or warm), or on D3 exit. D3Hot In D3 the LAN Controller only responds to PCI configuration accesses and does not generate master cycles. D3Cold Power Off if Vcc is removed from the device and all of its PCI functions transition immediately to D3 cold. When power is restored a PCI Reset must be asserted. Dr Internal Power management state when minimal function is provided (Wot, Manageability) DA Destination Address DAC Digital to Analog Converter DAC Dual Address Cycle messages Data Frame FC Frames that carry read or write data. DBU Data Buffer Unit DCA Direct Cache Access DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DP Direct Data placement DFT Testability. DFX Design for * DHCP Toynamic Host Configuration Protocol (protocol for automating the configuration of computers that use ToP/P) DLP Data Link Layer Packet /PCIe DMFF NC-S1 Distributed Management Task Force BMC-NIC Interconnect for management DQ Descriptor Queue. DSP Digital Signal P		Active fully operational state. Once memory space is enabled all internal clocks are activated and the LAN Controller enters an active state.
D3Cold Power Off if Vcc is removed from the device and all of its PCI functions transition immediately to D3 cold. When power is restored a PCI Reset must be asserted. Dr Internal Power management state when minimal function is provided (WoL, Manageability) DA Destination Address DAC Digital to Analog Converter DAC Dual Address Cycle messages Data Frame FC Frames that carry read or write data. DBU Data Buffer Unit DCA Direct Cache Access DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) alignment EAPOL Extensible Authentication Protocol over LAN EASA External Architecture Specification. ECC Error Correction Coding ECRC End Cac Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink		
DSCOOL Dr Internal Power management state when minimal function is provided (WoL, Manageability) DA Destination Address DAC Digital to Analog Converter DAC Dual Address Cycle messages Data Frame FC Frames that carry read or write data. DBU Data Buffer Unit DCA Direct Cache Access DCB Data Center Bridging. DCX DEB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP TCP/IP) DILLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DFO Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of alignment the address may only end in 0, 4, 8, or Ch. For example, OFECEDDARN. EAPOL Extensible Authentication Protocol over LAN EAFOL Error Correction Coding ECRC End Data Bit ECC Error Correction Coding EEPROM Electrically Examble Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	D3Hot	
DA Destination Address DAC Digital to Analog Converter DAC Dual Address Cycle messages Data Frame FC Frames that carry read or write data. DBU Data Buffer Unit DCA Direct Cache Access DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP TOPING Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of alignment the address may only end no 0, 4, 6, or Ch. For example, OFECED9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End Cace Sink Comparamable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	D3Cold	
DAC Digital to Analog Converter DAC Dual Address Cycle messages Data Frame FC Frames that carry read or write data. DBU Data Buffer Unit DCA Direct Cache Access DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) alignes that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only not in 0, 4, 8, or Ch. For example, OFECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Ersable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host.	Dr	Internal Power management state when minimal function is provided (WoL, Manageability)
DAC Dual Address Cycle messages Data Frame FC Frames that carry read or write data. DBU Data Buffer Unit DCA Direct Cache Access DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DYnamic Host Configuration Protocol (protocol for automating the configuration of computers that use TcP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NLC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. END External Heat Sink	DA	Destination Address
Data Frame FC Frames that carry read or write data. DBU Data Buffer Unit DCA Direct Cache Access DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of alignment address may only end in 0, 4, 8, or Ch. For example, OFECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECC Error Correction Coding ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host.	DAC	Digital to Analog Converter
DBU Data Buffer Unit DCA Direct Cache Access DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of alignment address may only end in 0, 4, 8, or Ch. For example, OFECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding ELEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DAC	Dual Address Cycle messages
DCA Direct Cache Access DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, OFECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host.	Data Frame	FC Frames that carry read or write data.
DCB Data Center Bridging. DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DHCP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EKEN External Heat Sink	DBU	Data Buffer Unit
DCX DCB Configuration Exchange protocol DDP Direct Data placement DFT Testability. DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DHCP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EKEN External Heat Sink	DCA	Direct Cache Access
DDP Direct Data placement DFT Testability. DEX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EKERNAL Heat Sink	DCB	Data Center Bridging.
DFT Testability. DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, OFECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DCX	DCB Configuration Exchange protocol
DFX Design for * DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DDP	Direct Data placement
DHCP Dynamic Host Configuration Protocol (protocol for automating the configuration of computers that use TCP/IP) DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DFT	Testability.
DLLP Data Link Layer Packet /PCIe DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, OFECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EECC Error Correction Coding	DFX	Design for *
DMTF NC-SI Distributed Management Task Force BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) alignment Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DHCP	
BMC-NIC interconnect for management DQ Descriptor Queue. DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding ECC Error Correction Coding ECRC End Data Bit ECC Error Correction Coding ECRC End Correction Coding ECRC Error Correction Coding ECRC Error Correction Coding ECC Error Correction Coding	DLLP	Data Link Layer Packet /PCIe
DSP Digital Signal Processor DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DMTF NC-SI	
DUT Device Under Test DWORD (Double-Word) Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DQ	Descriptor Queue.
DWORD (Double-Word) alignment Implies that the physical addresses may only be aligned on 4-byte boundaries; i.e., the last nibble of the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DSP	Digital Signal Processor
alignment the address may only end in 0, 4, 8, or Ch. For example, 0FECBD9A8h. EAPOL Extensible Authentication Protocol over LAN EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding ECC Error Correction Coding ECC Error Correction Coding ELEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	DUT	Device Under Test
EAS External Architecture Specification. ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink		
ECC Error Correction Coding ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	EAPOL	Extensible Authentication Protocol over LAN
ECRC End to End CRC EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	EAS	External Architecture Specification.
EDB End Data Bit ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	ECC	Error Correction Coding
ECC Error Correction Coding EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	ECRC	End to End CRC
EEPROM Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host. EHS External Heat Sink	EDB	End Data Bit
is directly accessible from the host. EHS External Heat Sink	ECC	Error Correction Coding
	EEPROM	Electrically Erasable Programmable Memory. A non-volatile memory located on the LAN controller that is directly accessible from the host.
EOP End-Of-Packet; when set indicates the last descriptor making up the packet.	EHS	External Heat Sink
	EOP	End-Of-Packet; when set indicates the last descriptor making up the packet.



Term	Definition
EP	End point
ESN	Extended Sequence Number
E-SOF	FCoE Start of Frame
ESP	IP Encapsulating Security Payload — An IPsec header providing encryption and authentication capabilities defined in RFC 4303. The Encapsulating Security Payload (ESP) extension header provides origin authenticity, integrity, and confidentiality protection of a packet. ESP also supports encryption-only and authentication-only configurations, but using encryption without authentication is strongly discouraged. Unlike the AH header, the IP packet header is not accounted for. ESP operates directly on top of IP, using IP protocol number 50. ESP fields: • Security Parameters Index (SPI): See AH • Sequence Number: See AH • Padding: Used with some block ciphers to pad the data to the full length of a block. • Pad Length: Size of padding in bytes.
	Next Header: Identifies the protocol of the transferred data.
	Authentication Data: Contains the data used to authenticate the packet.
EUI	IEEE defined 64-bit Extended Unique Identifier
Extension Header	IPv6 protocol.
Fail-over	fail-over is the ability to detect that the LAN connection on one port is lost, and enable the other port for traffic.
FC	Fiber Channel
FC	Flow Control.
FCoE	Fiber Channel over Ethernet
FC Exchange	Complete Fiber Channel Read or Fiber Channel Write flow. It starts with the read or write requests by the initiator (the host system) till the completion indication from the target (the remote disk).
FCS	Frame Check Sequence of Ethernet frames
FC Sequence	A Fiber Channel Exchange is composed of multiple Fiber Channel sequences. Fiber Channel Sequence can be a single or multiple frames that are sent by the initiator or the target. Each FC Sequence has a unique "Sequence ID".
FC Frame	Fiber Channel Frames are the smallest units sent between the initiator and the target. The FC-FS-2 spec define the maximum frame size as 2112 bytes. Each Fiber Channel frame includes an FC header and optional FC payload. It can also may include Extended headers and FC optional headers. Extended headers are not expected in FCoE network and FC optional headers may not be used as well.
FCP_RSP Frame	Fiber Channel control Frames that are sent from the target to the initiator which defines the completion of an FC read or write exchange.
FEC	Forward Error Correction
FEXT	Far End Crosstalk
Firmware (FW)	Embedded code on the LAN controller that is responsible for the implementation of the NC-SI protocol and pass through functionality.
FLR	Function level reset An OS in a VM must have complete control over a device, including its initialization, without interfering with the rest of the functions.
FML	Fast Management Link
Fragment Header	An IPv6 extension Header
Frame	A unit composed of headers, data and footers that are sent or received by a device. Same as a Packet
FSM	Finite State Machine
FTS	Fast Training Sequence
GbE	Gigabit Ethernet (IEEE 802.3z-1998)



PIO G SP G BA H ost Interface R CC PC H	GARP Multicast Registration Protocol (Cisco) General Purpose I/O Group Strict Priority Host Bus Adapters RAM on the LAN controller that is shared between the firmware and the host. RAM is used to pass commands from the host to firmware and responses from the firmware to the host. High — Performance Computing. Hyper Thread Intel's trademark for implementation of the simultaneous multithreading technology on
SP G BA H ost Interface R CC PC H	Group Strict Priority Host Bus Adapters RAM on the LAN controller that is shared between the firmware and the host. RAM is used to pass commands from the host to firmware and responses from the firmware to the host. High — Performance Computing.
BA H Dost Interface R CC PC H	Host Bus Adapters RAM on the LAN controller that is shared between the firmware and the host. RAM is used to pass commands from the host to firmware and responses from the firmware to the host. High — Performance Computing.
ost Interface R co	RAM on the LAN controller that is shared between the firmware and the host. RAM is used to pass commands from the host to firmware and responses from the firmware to the host. High — Performance Computing.
PC H	commands from the host to firmware and responses from the firmware to the host. High — Performance Computing.
Н	
	dynar Thread Intel's trademark for implementation of the simultaneous multithreading technology on
T core option Ir p w	the Pentium 4 microarchitecture. It is a more advanced form of Super-threading that debuted on the intel Xeon processors and was later added to Pentium 4 processors. The technology improves processor performance under certain workloads by providing useful work for execution units that would otherwise be idle, for example during a cache miss. A Pentium 4 with Hyper-Threading enabled is treated by the operating system as two processors instead of one. From Wiki
C Ti	wo Serial Management Interfaces
NA Ir	nternet Assigned Number Authority
	128-bits Integrity Check Value (referred also as authentication tag). used for LinkSec header and signature
OS Ir	ntrusion detection systems
rCS Ir	nsert Frame Check Sequence of Ethernet frames
S Ir	nter Frame Spacing
Œ Ir	nternet Key Exchange
DAT I/	/O Acceleration Technology
DH I/	/O Hub
OV Ir	nput Output Virtualization
OV mode O	Operating through an IOVM or IOVI
OVI th	O Virtual Intermediary: A special virtual machine that owns the physical device and is responsible for the configuration of the physical device. Also Known As IOVM
OVM co	/O Virtual Machine: A special virtual machine that owns the physical device and is responsible for the configuration of the physical device. Also Known As IOVI
tunneling a	P tunneling is the process of embedding one IP packet inside of another, for the purpose of simulating a physical connection between two remote networks across an intermediate network. P tunnels are often used in conjunction with IPSec protocol to create a VPN between two or more remote networks across a "hostile" network such as the Internet.
C Ir	nter Processor Communication.
C — CPMP C	Carrier Performance Measurement Plan
G Ir	nter Packet Gap.



P security is a suite of protocols for securing Internet Protocol (IP) communications by authenticating and/or encrypting each IP packet in a data stream. Pisce also includes protocols for cryopropie key establishment. Psec is implemented by a set of cryptographic protocols for (1) securing packet flows and (2) internet key exchange. There are two families of key exchange protocols. The IP security architecture uses the concept of a security association at the basis for building security flows and the packet of the protocols. The IP security architecture uses the concept of a security association at the basis for building security flows and the packet of the protocols. The IP security architecture uses the concept of a security association is provided for the group, and is duplicated across all authorized receivers of the group. There may be more than one security association for a protocol grown in the protocol standard of the protocol and authorized receivers of the group. There may be more than one security association for a group, using different SPS, thereby allowing multiple levels and sets of security within a group. Indeed, each without a sociation is chosen and duplicated across the group; it is assumed thin a group. Flow the association is chosen and duplicated across the group; it is assumed that a responsible yell milliance to the choice. From Will association is chosen and duplicated across the group; it is assumed that a responsible yell milliance the choice. From Will in the protocol standard, officially ratified on 2003-02-11 by the Internet Engineering Task Force, that allows the use of the SCSI protocol over TCP/IP networks. ISCSI is a transport layer include SCSI Parallel Interface (SPI). Serial Attached SCSI (SAS) and Fibre Channel. From Wild. IRR	Term	Definition
Engineering Task Force, that allows the use of the SCSI protocol over TCP/IP networks. iSCSI is a triansport layer protocol in the transport layer protocol in the SCSI-1 aspecifications framework. Other transport layer include SCSI Parallel Interface (SPI), Serial Attached SCSI (SAS) and Fibre Channel. From Wiki. ISR Interrupt Service Routine ITR Interrupt Throttling IV Integrity Value IV Integrity Value IV Initial Ization Vector IV Initial Value Kay agreement entity (KaY – in 802.1AE spec terminology) i.e. control and access the off loading engine (SecY in 802.1AE spec terminology) KVM Keyboard – Video – Mouse LAN Auxiliary Power-Up The event of connecting the LAN controller to a power source (occurs even before system power-up). landing Zone requirements General targets for the product. Link Sec (or MACsec, 802.1AE) A MAC level encryption/authentication scheme defined in IEEE 802.1AE that uses symmetric cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. Link Sec (or MACsec, 802.1AE) 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). LLC header LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value DAAA, the SNAP service is requested. The SNAP header allowed schindion from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner Link Status Change	IP Sec	and/or encrypting each IP packet in a data stream. IPsec also includes protocols for cryptographic key establishment. IPsec is implemented by a set of cryptographic protocols for (1) securing packet flows and (2) internet key exchange. There are two families of key exchange protocols. The IP security architecture uses the concept of a security association as the basis for building security functions into IP. A security association is simply the bundle of algorithms and parameters (such as keys) that is being used to encrypt a particular flow. The actual choice of algorithm is left up to the users. A security parameter index (SPI) is provided along with the destination address to allow the security association for a packet to be looked up. For multicast, therefore, a security association is provided for the group, and is duplicated across all authorized receivers of the group. There may be more than one security association for a group, using different SPIs, thereby allowing multiple levels and sets of security within a group. Indeed, each sender can have multiple security associations, allowing authentication, since a receiver can only know that someone knowing the keys sent the data. Note that the standard doesn't describe how the association is chosen and duplicated across the group; it is assumed that a responsible party will make
ITR Interrupt Throttling IV Integrity Value IV Intialization Vector IV Initial Value KaY Key agreement entity (KaY – in 802.1AE spec terminology) i.e. control and access the off loading engine (SecY in 802.1AE spec terminology) KVM Keyboard – Video – Mouse LAN Auxiliary Power-Up The event of connecting the LAN controller to a power source (occurs even before system power-up). landing Zone general targets for the product. LF Local Fault LinkSec (or MACsec, 802.1AE) Bo2.1AE bit key as a mandatory cipher suite which can be processed by the LAN controller. LLC header Bo2.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 (LLC, which provides both datagram and chonection-einted network exvices. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set of the Value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Status Change	iSCSI	Engineering Task Force, that allows the use of the SCSI protocol over TCP/IP networks. iSCSI is a transport layer protocol in the SCSI-3 specifications framework. Other protocols in the transport layer
IV Integrity Value IV Initialization Vector IV Initial Value Kay agreement entity (KaY – in 802.1AE spec terminology) i.e. control and access the off loading engine (SecY in 802.1AE spec terminology) KVM Keyboard – Video – Mouse LAN Auxiliary Power-Up The event of connecting the LAN controller to a power source (occurs even before system power-up). landing Zone general targets for the product. LF Local Fault LinkSec (or MACSec, 802.1AE) 802.1AE) 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols by the LAN controller. LLC header LLC header LLC header Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 (LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, caled service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value OxAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LP Link Partner LSC Link Status Change	ISR	Interrupt Service Routine
Initialization Vector IV Initialization Vector IV Initial Value Kay Rey agreement entity (KaY – in 802.1AE spec terminology) i.e. control and access the off loading engine (SecY in 802.1AE spec terminology) KVM Keyboard – Video – Mouse LAN Auxiliary Power-Up The event of connecting the LAN controller to a power source (occurs even before system power-up). landing Zone requirements General targets for the product. LINKSec (or MACSec, 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. A MAC level encryption/authentication scheme defined in IEEE 802.1AE that uses symmetric cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. LINKSec (or MACSec, 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II fines, ska. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows Etheritype values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner Link Status Change	ITR	Interrupt Throttling
Key Agreement entity (KaY – in 802.1AE spec terminology) i.e. control and access the off loading engine (SecY in 802.1AE spec terminology) KVM Keyboard – Video – Mouse LAN Auxiliary Power-Up The event of connecting the LAN controller to a power source (occurs even before system power-up). landing Zone requirements General targets for the product. LinkSec (or MACsec, 802.1AE) A MAC level encryption/authentication scheme defined in IEEE 802.1AE that uses symmetric cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. B02.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II finas, ska. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner LSC Link Status Change	IV	Integrity Value
Key agreement entity (KaY – in 802.1AE spec terminology) i.e. control and access the off loading engine (SecY in 802.1AE spec terminology) KVM Keyboard — Video — Mouse LAN Auxiliary Power-Up The event of connecting the LAN controller to a power source (occurs even before system power-up). landing Zone requirements General targets for the product. LF Local Fault LinkSec (or MACsec, 802.1AE) A MAC level encryption/authentication scheme defined in IEEE 802.1AE that uses symmetric cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet Standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner Link Status Change	IV	Initialization Vector
kVM Keyboard — Video — Mouse LAN Auxiliary Power-Up The event of connecting the LAN controller to a power source (occurs even before system power-up). landing Zone requirements General targets for the product. LF Local Fault LinkSec (or MACsec, 802.1AE) 802.1AE) 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.31997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner LSC Link Status Change	IV	Initial Value
LAN Auxiliary Power-Up The event of connecting the LAN controller to a power source (occurs even before system power-up). Ianding Zone requirements General targets for the product. Link Sec (or MACsec, 802.1AE Link Sec (or MACsec, 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Status Change	KaY	
LinkSec (or MACsec, 802.1AE) A MAC level encryption/authentication scheme defined in IEEE 802.1AE that uses symmetric cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. 802.1AE) 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some processed by the LAN controller. 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner LSC Link Status Change	KVM	Keyboard — Video — Mouse
Link Sec (or MACsec, 802.1AE) A MAC level encryption/authentication scheme defined in IEEE 802.1AE that uses symmetric cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. 802.1AE) 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Status Change	LAN Auxiliary Power-Up	The event of connecting the LAN controller to a power source (occurs even before system power-up).
LinkSec (or MACsec, 802.1AE) A MAC level encryption/authentication scheme defined in IEEE 802.1AE that uses symmetric cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner LSC Link Status Change		General targets for the product.
Cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be processed by the LAN controller. 802.2 defines a special header that includes a SNAP (subnetwork access protocol) header. Some protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner Link Status Change	LF	Local Fault
protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length field or a type field. This definition is from Wiki LLDP Link Layer Discovery Protocol LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner LSC Link Status Change		cryptography. The 802.1AE defines an AES-GCM 128 bit key as a mandatory cipher suite which can be
LLINT Low Latency Interrupt Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner LSC Link Status Change	LLC header	protocols, particularly those designed for the OSI networking stack, operate directly on top of 802.2 LLC, which provides both datagram and connection-oriented network services. This 802.2 header is currently embedded in modern 802.3 frames (Ethernet II frames, aka. DIX frames). The LLC header includes two additional eight-bit address fields, called service access points or SAPs in OSI terminology; when both source and destination SAP are set to the value 0xAA, the SNAP service is requested. The SNAP header allows EtherType values to be used with all IEEE 802 protocols, as well as supporting private protocol ID spaces. In IEEE 802.3x-1997, the IEEE Ethernet standard was changed to explicitly allow the use of the 16-bit field after the Ethernet MAC Addresses to be used as a length
Local Traffic In a virtual environment traffic between virtual machines. LOM LAN on Motherboard. LP Link Partner LSC Link Status Change	LLDP	Link Layer Discovery Protocol
LOM LAN on Motherboard. LP Link Partner LSC Link Status Change	LLINT	Low Latency Interrupt
LP Link Partner LSC Link Status Change	Local Traffic	In a virtual environment traffic between virtual machines.
LSC Link Status Change	LOM	LAN on Motherboard.
<u> </u>	LP	Link Partner
LS Least significant / Lowest order (for example: LS bit = Least significant bit)	LSC	Link Status Change
	LS	Least significant / Lowest order (for example: LS bit = Least significant bit)



Term	Definition
LSO	Large Send Offload, same as TSO
LSP	Link Strict Priority
LTSSM	Link Training and Status State Machine Defined in the PCIe specs.
MAC	Media Access Control.
MAUI	Multi Speed Attachment Unit Interface
MCH	Memory Controller Hub
MDC	Management Data Clock
MDI	Management Data Interface
MDIC	MDI Control Register
MDIO	Management Data Input/Output Interface over MDC/MDIO lines.
MFVC	Multi-Function Virtual Channel Capability structure
MIB	Management Interface Bus
MIFS/MIPG	Minimum Inter Frame Spacing/Minimum Inter Packet Gap.
MMD	MDIO Managed Device
MMW	Maximum Memory Window.
Mod / Modulo	In computing, the modulo operation finds the remainder of division of one number by another.
MPA	Marker PDU Aligned Framing for TCP
MPDU	MACSEC Protocol Data Unit including SecTag, User Data and ICV
MRQC	Multiple Receive Queues Command register
MS	Most significant / Highest order (for example: MS byte = Most significant byte)
MSFT RSS	Microsoft RSS specification
MSI	Message Signaled Interrupt
MSS	Maximum Segment Size
MTA	Multicast Table Array
MTU	Maximum Transmission Unit
NACK	Negative Acknowledgement
native mode	Used for GPIO pin that is set to be controlled by the internal logic rather than by software.
NC-SI	Network Controller — Sideband Interface
NEXT	Near End Crosstalk
Next Generation VMDq	SW switch acceleration mode–central management of the networking resources by an IOVM or by the VMM. Virtual Machine Devices queue (VMDq) is a mechanism to share I/O resources among several consumers. For example, in a virtual system, multiple OSs are loaded and each executes as though the whole system's resources were at its disposal. However, for the limited number of I/O devices, this presents a problem because each OS may be in a separate memory domain and all the data movement and device management has to be done by a VMM (Virtual Machine Monitor). VMM access adds latency and delay to I/O accesses and degrades I/O performance. VMDs (Virtual Machine Devices) are designed to reduce the burden of VMM by making certain functions of an I/O device shared and thus can be accessed directly from each guest OS or Virtual Machine (VM).
NIC	Network Interface Controller.
NFTS	Number of Fast Training Signals
NFS	Network File Server



Term	Definition
non-teaming mode	If the LAN is in non-teaming mode, the SMBus is presented as two SMBus devices on the SMBus (two SMBus addresses).
Nonce	96-bits initialization vector used by the AES-128 engine, which is distinct for each invocation of the encryption operation for a fixed key. It is formed by the AES-128 SALT field stored for that IPsec flow in the Tx SA Table, appended with the Initialization Vector (IV) field included in the IPsec packet:
NOS	Network Operating System
NPRD	Non-Posted Request Data
NRZ	Non-return-to-zero signaling
NTL	No Touch Leakage
NTP	Network Time Protocol
OEM	Original Equipment manufacturer
Core	Network Interface Registers
Packet	A unit composed of headers, data and footers that are sent or received by a device. Also known as a frame.
Pass Filters	Needs Definition Packets that match this type of filter continue on to their destination
РВ	Packet Buffer
PBA	The nine-digit (Printed Board Assembly) number used for Intel manufactured adapter cards.
PBA	Pending Bit Array
PBA	Printed Board Assembly
PCS	Physical Coding Sub layer.
PDU	Protocol Data Units
PF	Physical Function (in a virtualization context).
PFC	Priority Flow Control
PHY	Physical Layer Device.
Plaintext	Data to be both authenticated and encrypted.
PMA	Physical Medium Attachment
PMC	Power Management Capabilities
PMD	Physical Medium Dependent.
PME	Power Management Event
PN	Packet Number (PN) in a LinkSec context: Monotonically increasing value used to uniquely identify a LinkSec frame in the sequence.
Pool	Virtual ports
Power State D0a	Active fully operational state. Once memory space is enabled all internal clocks are activated and the LAN Controller enters an active state.
Power State D0u	The D0u state is a low-power state used after SPXB Reset is de-asserted following power-up (cold or warm), or on D3 exit.
Power State D3Hot	A Power down state with the PCI continuing to receive a proper power supply.
Power State D3Cold	A Power down state with the PCI also in a power down state.
Power State Dr	Device state when PCIe reset is asserted.
Power State Sx	Lan Connected Device: SMBus Active and PCI Powered down.
PPM	Packet Processor Module
PRBS	Pseudo-Random Binary Sequence



Term	Definition
PT	Pass Through
PTP	Precision Time Protocol
QoS	Quality of Service
QWORD (Quad-Word) alignment	Implies that the physical addresses may only be aligned on 8byte boundaries; i.e., the last nibble of the address may only end in 0, or 8. For example, 0FECBD9A8h.
Receive latency	Measured from packet reception from the wire and until the descriptor is updated on PCIe.
RDMA	Remote Direct Memory Access
RDMAP	Remote Direct Memory Access Protocol
Relax ordering	When the strict order of packets is not required, the device can send packets in an order that allows for less power consumption and greater CPU efficiency.
RID	Requester ID
RLT	Rate-limited flag bit
RMCP	Remote Management and Control Protocol (Distributed Management Task Force)
RMII	Reduced Media Independent Interface (Reduced MII)
RMII NC-SI	Reduced Media Independent Interface (Reduced MII).
RMON statistics	Remote Network Monitoring or Remote Monitoring
RPC header	Remote Procedure Call
RS	Rate Scheduler
RSC	Receive Side Coalescing coalesces incoming TCP/IP (and potentially UDP/IP) packets into larger receive segments
RSS	Receive-Side Scaling is a mechanism to distribute received packets into several descriptor queues. Software then assigns each queue to a different processor, therefore sharing the load of packet processing among several processors
RSTD	Reset Sequence Done
RSTI	Reset Sequence in Process
RTT	Round Trip Time
Rx, RX	Receive
SA	Security Association or source address
SA (in a LinkSec context)	Secure Association (SA): A security relationship that provides security guarantees for frames transmitted from one member of a CA to the others. Each SA is supported by a single secret key, or a single set of keys where the cryptographic operations used to protect one frame require more than one key.
SAC	Single Address Cycle (SAC) messages
SAK	Security Associations Key
salt	In cryptography, a salt consists of random bits used as one of the inputs to a key derivation function. Sometimes the initialization vector, a previously generated (preferably random) value, is used as a salt. The other input is usually a password or passphrase. The output of the key derivation function is often stored as the encrypted version of the password. A salt value can also be used as a key for use in a cipher or other cryptographic algorithm. A salt value is typically used in a hash function. from Wiki
SAN	Storage Area Networks
SAP	Service Access Point –an identifying label for network endpoints used in OSI networking.
SC	Secure Channel – Authentication and key exchange
SC	Secure Channel (SC): A security relationship used to provide security guarantees for frames transmitted from one member of a CA to the others. An SC is supported by a sequence of SAs thus allowing the periodic use of fresh keys without terminating the relationship.



Term	Definition
SCI	Secure Channel Identifier A globally unique identifier for a secure channel, comprising a globally unique Ethernet MAC Address and a Port Identifier, unique within the system allocated that address.
SCSI	Small Computer System Interface is a set of standards for physically connecting and transferring data between computers and peripheral devices. The SCSI standards define commands, protocols, and electrical and optical interfaces. SCSI is most commonly used for hard disks and tape drives, but it can connect a wide range of other devices, including scanners, and optical drives (CD, DVD, etc. From Wiki.
SCL signal	SM Bus Clock
SCTP	Stream Control Transmission Protocol
SDA signal	SM Bus Data
SDP	Software-Definable Pins
SecY	802.1AE spec terminology Security entity
Segment	subsections of a packet
SerDes	Serializer and De-Serializer Circuit.
SFD	Start Frame Delimiter
SGMII	Serialized Gigabit Media Independent Interface.
SKU	subsets of features of a chip that can be disabled for marketing purposes.
SNMP	Standard Network Management Protocol
SMB	Semaphore Bit
SMBus	System Management Bus. A bus that carries various manageability components, including the LAN controller, BIOS, sensors and remote-control devices.
SN	Sequence Number — contains a counter value that increases by one for each Ethernet frame sent.
SNAP	Subnetwork Access Protocol
SoL	Serial Over LAN Serial Over LAN is a mechanism that enables the input and output of the serial port of a managed system to be redirected via an IPMI (Internet Protocol Multicast Initiative) session over IP.
SPD	Smart Power Down
SPI	The Security Parameter Index is an identification tag added to the header while using IPSec for tunneling the IP traffic. This tag helps the kernel discern between two traffic streams where different encryption rules and algorithms may be in use. The SPI (as per RFC 2401) is an essential part of an IPSec SA (Security Association) because it enables the receiving system to select the SA under which a received packet will be processed. An SPI has only local significance, since is defined by the creator of the SA; an SPI is generally viewed as an opaque bit string. However, the creator of an SA may interpret the bits in an SPI to facilitate local processing. from Wikipedia
SPXB interface	PCI Express Backbone
Spoofing	In computer networking, the term IP address spoofing is the creation of IP packets with a forged (spoofed) source IP address with the purpose to conceal the identity of the sender or impersonating another computing system. IP stands for Internet Protocol. from Wiki
SR-IOV	PCI-SIG single-root I/O Virtualization initiative
SW Switch acceleration mode	Central management of the networking resources by an IOVM or by the VMM. Also known as VMDq2 mode.
SWIZZLE	To convert external names, array indices, or references within a data structure into address pointers when the data structure is brought into main memory from external storage (also called pointer swizzling);
Sx	Lan Connected Device: SMBus Active and PCI Powered down.
SYN Attack	A SYN attack is a form of denial-of-service attack in which an attacker sends a succession of SYN (synchronize) requests to a target's system.