

Intel® 82599 10 GbE Controller **Datasheet**

Networking Division (ND)

PRODUCT FEATURES

- Dual port 10 GbE device or Single Port device (82599EN)
- Serial Flash Interface 4-wire SPI EEPROM Interface
- Configurable LED operation for software or OEM customization of LED displays Protected EEPROM space for private configuration

- Protected EPROM space for private configuration Device disable capability
 Package Size 25 mm x 25 mm
 Networking
 Complies with the 10 Gb/s and 1 Gb/s Ethernet/802.3ap (KX/KX4/KR) specification
 Complies with the 10 Gb/s Ethernet/802.3ae (XAUI)
- specification
- Complies with the 1000BASE-BX specification
 Complies with the IEEE 802.3x 100BASE-TX specification
 Support for jumbo frames of up to 15.5 KB
 Auto negotiation Clause 73 for supported mode
 CX4 per 802.3ak

- Flow control support: send/receive pause frames and receive FIFO thresholds

- Statistics for management and RMON 802.1q VLAN support
 TCP segmentation offload: up to 256 KB
 IPv6 support for IP/TCP and IP/UDP receive checksum offload fragmented UDP checksum offload for packet reassembly
- Message Signaled Interrupts (MSI-X)
 Interrupt throttling control to limit maximum interrupt rate and improve CPU usage
- Receive packet split header Multiple receive queues (Flow Director) 16 x 8 and 32 x 4 $^{\circ}$
- 128 transmit queues
- Receive header replication
- Dynamic interrupt moderation
- DCA support

- TCP timer interrupts
 Relaxed ordering
 Support for 64 virtual machines per port (64 VMs x 2 queues)
 Support for Data Center Bridging (DCB)(802.1Qaz, 802.1Qbb, 802.1p)

Host Interface

- PCIe Base Specification 2.0 (2.5GT/s) or (5GT/s) Bus width x1, x2, x4, x8
- 64-bit address support for systems using more than 4 GB of physical memory

MAC FUNCTIONS

- Descriptor ring management hardware for transmit and
- ACPI register set and power down functionality supporting D0 and D3 states
- A mechanism for delaying/reducing transmit interrupts Software-controlled global reset bit (resets everything except the configuration registers)

 Eight Software-Definable Pins (SDP) per port
- Four of the SDP pins can be configured as general-purpose interrupts Wake up
- Ipv6 wake-up filters

- Configurable flexible filter (through EEPROM)
 LAN function disable capability
 Programmable memory transmit buffers (160 KB/port)
 Default configuration by EEPROM for all LEDs for pre-driver
- functionality Support for SR-IOV

Manageability

- Eight VLAN L2 filters
- 16 flex L3 port filters Four Flexible TCO filters
- Four L3 address filters (IPv4) Advanced pass through-compatible management packet transmit/receive support
- SMBus interface to an external manageability controller NC-SI interface to an external manageability controller
- Four L3 address filters (IPv6)
- Four L2 address filters



Revision History

Rev	Date	Comments
0.5	May 2008	Initial release (Intel Confidential). This release contains advanced information.
0.6	October 2008	Updated to reflect developments, corrections.
0.75	February 2009	Major update (all sections) — Reflects latest device developments and corrections.
0.76	March 2009	Updated the following sections: Programming Interface, Manageability, NVM, Initialization, Power Management, and Interconnects.
1.0	March 2009	Major update (all sections) — Reflects latest device developments and corrections.
1.5	May 2009	Major update (all sections) — Reflects latest device developments and corrections.
1.9	June 2009	Minor update (all sections) — Reflects latest device developments and corrections.
2.0	July 2009	Initial release (Intel Public).
2.01	July 2009	Added x8 lane note to Section 1.2.1.
2.1	October 2009	 Changed jumbo frame size from KB to bytes (all occurrences). Changed "XTAL_25_MODE" to "RSVDAC6_VCC". Updated section 2.1.4 (changed type from T/s to O). Added F20 and H7 to the table in section 2.1.12. Changed "OSC_FREQ_SEL" to "RSVDAC6_VCC". Corrected PCIe versions to "PCIe V2.0 (2.5GT/s or 5GT/s)". Updated the table in section 3.2.7.2.1 (added text to the vendor ID column). Updated the jumbo frame calculations in sections 3.7.7.3.3, 3.7.7.3.4, and 3.7.7.3.5. Added section 4.6.13 "Alternate MAC Address Support". Updated section 5.2.2 "Auxiliary Power Usage". Added text to section 6.3.6 "Alternate Ethernet MAC Address - Word Address 0x37". Updated Table 6.1 (added /1 to row 4). Updated section 6.4.5.8. Added L34TIMIR register name to the Queue Enable bit in section 8.2.3.7.19. Corrected the D10GMP and LMS bit descriptions in section 8.2.3.22.19. Corrected the LP AN page D low bit description in section 8.2.3.22.23. Updated the PRDC bit description is section 8.2.3.23.75. Changed the bit length (31 to 8 to 31 to 0) to the table heading in section 8.2.3.25.12. Updated the Restart_AN bit description in section 8.2.3.23.22. Corrected the bit 8 description in section 9.3.7.1.4. Updated section 10.2.2.2.4 (bits RAGEN and TFOENODX; read/write value). Added text "Jumbo packets above 2 KB to Filtering exceptions in section 10.3.1. Correct the Buffer Length (byte 1) description in section 10.5.3.8.2. Changed Watts to mW in the Power row of table 11.6. Updated the mechanical package drawing in section 11.5.4.



Rev	Date	Comments
2.1 (cont.)		 Added power summary table (table 11.6). Updated section 1.2.1, 3.1.4.5.3, 5.2.5.3.2 (note), and 6.4.5.2.2 (bit descriptions). Updated bit descriptions for MRQE, RRM, TDRM, and PRDC. Updated tables in sections 10.3.1, 10.5.1.13.1, and 10.5.2.1.5. Added Single Port Power table (table 11.8) Added SFI optics references. Changed the bit name in section 5.3.1 from APM Wake Up (APM) to APM Enable (APME).
2.2	January 2010	 Updated BX4 spec reference (changed 1000BASE-BX4 to 10GBASE-BX4). Added jumbo frame KB value to note after Table 1.2. Added new section 1.6.2 "Byte Count". Added BX4 and CX4 references. Updated the note in section 2.1.8. Updated section 3.1.4.5.3 (Relaxed Ordering); last paragraph. Added BX4 info to section 3.7. Added BX4 info to section 3.7. Added new BX4 section (3.7.1.5). Updated section 3.7.4.4 (link speed). Updated section 3.7.7.3.3 and 3.7.7.3.5 (jumbo frame values). Added note after table 3.27 (IPG pacing feature). Added VFLR note after table 4.6. Added IPG pacing feature note at the end of section 4.6.11.4. Added Jymbo frame value to section 4.6.1.1 and table 4.9 (KB value). Changed the bit name in section 5.3.1 from APM Wake Up (APM) to APM Enable (APME). Updated the note in section 5.2.5.3.2 (DMA completions). Changed GIO Master Disable to PCIe Master Disable (throughout entire EAS). Changed GIO Master Enable Status to PCIe Master Enable Status (throughout entire EAS). Updated bullet list in section 5.3.1 and added WKEN bit note at the end of section 5.3.1. Swapped fileds "Possible Len/LLC/SNAP Header" and "Possible VLAN Tag" in sections 5.3.3.1.4. through 5.3.3.1.7 and sections 5.3.3.2.1 and 5.3.3.2.2. Updated section 6.3.5.2 (Changed GIO to PCIe; bit 3 description). Changed the default setting for CDQMH in section 6.3.6.5 to 0x1404. Updated section 6.3.5.22 (MSIX and CDO bit definitions). Removed old 6.3.6.7 section title (Spare 0/1 - Offset 0x05). Added 5-tuple note to section 7.1.2.5. Removed dold 6.3.6.7 section title (Spare 0/1 - Offset 0x05). Added 5-tuple note to section 7.1.2.5. Removed deforiptors per queue value from 64 to 40 in section 7.1.2.8.1. Updated decriptors per queue value from 64 to 40 in section 7.2.3.3. U

331520-004



Rev	Date	Comments
2.2 (cont.)		 Changed GIO to PCIe in section 8.2.2.1.1 (bit 2 description). Updated the RRM bit description in section 8.2.2.11.1. Updated SECTX_OFF_DIS and ECC_TXERR bit descriptions in section 8.2.2.13.2. Updated SECRX_OFF_DIS and ECC_RXERR bit descriptions in section 8.2.2.13.7. Added a note to the KX_support bit description in section 8.2.2.23.22. Updated the PRDC bit description in section 8.2.2.24.75. Updated bit 4 description (WKEN) in section 8.2.2.25.1. Added a VF Mailbox note to section 8.3.5.1.5. Changed RW to RO in section 9.3.10.13 title. Updated the Filters table in section 10.3.1. Added note to section 10.5.1.13.1 (TCO Mode reference). Updated the TCO Mode table in section 10.5.2.1.4. Updated section 11.3.1.1 (rise time relationships). Added Single Port Power table (Table 11.8) Changed all SFI Optics references to unconditional text (now exposed to external customers). Added single port power numbers (table 11.8). Added BX4 to section 11.4.4. Changed crystal load capacitance to 27 pF.
2.3	April 2010	 Updated section 3.7.7.1.4 (changed TXOFF to TC_XON). Changed VMBMEM to VFMBMEM. Updated section 5.3.2 (last paragraph). Added a note after the table in section 6.4.2.3. Updated section 8.2.3.5.13 - changed VT31 to VT32. Changed all occurrences of SPD to SDP in section 8.2.3.1.4. Updated the TC_XON field description. Updated Table 9.6 - Address Space (low register for 64-bit memory BARs) description. Added recommended and minimum EEPROM sizes to section 12.6.2.
2.4	September 2010	The following was updated and or changed for this release: Section 4.6.11.3.1 (changed MRQC.VT_Ena to MTQC.VT_Ena). Section 4.6.11.3.3 (changed "via setting RTTDQSEL first for the lowest indexed queue of a pool" to "via setting RTTDQSEL first for the pool index"). Section 4.6.11.6.1 (updated first step under "Refill Credits"). Section 4.6.12 (updated Security Offload description). Section 6.3.2.3 (APM Enable Port 1/0 bit descriptions). Section 6.3.3 (PBA Number Module — Word Address 0x15-0x16). Section 6.3.8 (Checksum Word Calculation (Word 0x3F)). Section 6.4.5.5 (PCIe Control 1 —Offset 0x04). Section 6.4.5.8 (PCIe Control 3 — Offset 0x07). Section 7.1.2.3 (L2 Ethertype Filters, step 9). Section 7.1.2.5 (L3/L4 5-tuple Filters, removed "If the packet is mirrored or replicated ". Section 7.1.2.7 (Flow Director Filters, removed "In case of mirroring or replication ". Section 7.2.5.3 (added a note to Tx SCTP CRC Offload). Section 8.2.3.11.4 (TXDQ_IDX bit description). Section 8.2.3.10.3 (VT bit description). Section 8.2.3.8.2 (VET bit description). Section 8.2.3.8.2 (VET bit description).

331520-004



Rev	Date	Comments
2.4 (cont.)		 Section 8.2.3.13 (updated Security Offload description). Section 8.2.3.13.5 (updated MINSECIFG and SECTXDCB bit descriptions). Section 8.2.3.21.22 (updated Rx Queue Index bit description).
2.5	November 2010	 The following was updated and or changed for this release: Section 2.1.8 (changed pull-up to pull-down in the note following the table). Section 6.4.2 (updated bit 15 bit description). Section 7.1.2.2 (updated RSS queues reference). Section 7.1.11 (updated IPv6 filter description). Section 7.7.2.2 (added a note about using advanced transmit descriptors in DCB mode). Section 8.2.3.6.1 (added notation about the EICR register). Section 8.2.3.8.4 (updated the RQPL bit description). Section 8.2.3.25.3 (updated the WUS register description). Section 9.3.10.7 (updated bit description for bits 9:4). Section 11.4.5.1 (changed load capacitance value to 20 pF). Added new Table 12-1 (Microstrip Trace Dimensions for SFI Using Different Dielectric Materials). Section 12.12.1.1 (updated the part numbers for recommended crystals). Updated Figures 12-20 and 12-21 (changed 10 KΩ to 100 Ω). Section 13.11.4 (updated the maximum static normal load value).
2.6	December 2010	 Updated section 3.4.7 EEPROM Recovery (changed Data Byte value from 0xD8 to 0xB6). Added reference clock specifications note to section 11.4.3. Updated table 11.25 (changed duty cycle values and added p-noise for non-high serial speed parameter. Added new figure 11.16 (refclk phase noise as a function of frequency).
2.7	April 2011	 Updated Table 1.5 (Flow Director Filters). Revised section 2.1.13 (LAN1_DIS_N and LAN1_DIS_N name and function description). Revised section 3.1.4.6.1 (changed "two credits" to "four credits" under "Rules for FC updates"). Revised table 4.4 (LAN Disable Strapping Pins row; removed "X" from PCIe PERST# and In-band PCIe Reset columns). Added SECTXMINIFG.SECTXDCB field reference to sections 4.6.11.3.1 4.6.11.3.2. Revised section 6.4.5.11 (PCIe Dummy Device ID — Offset 0x0A; changed default value to 0x10A6). Revised section 7.1.2.7 (Flow Director Filters). Revised table 7.5 (Flow Director Filters). Revised section 7.1.2 (added cross reference to last bullet). Revised section 7.1.2.1 (Queuing in a Non-virtualized Environment). Revised section 7.1.2.2 (Queuing in a Virtualized Environment). Revised table 7.19 (Receive Errors (RDESC.ERRORS) Layout). Revised section 8.2.3.21.1 (Flow Director Filters Control Register; bits 1:0 description). Added a FTFT register note to section 8.2.3.25.12. Revised the tables at the end of section 8.2.3.24.9 (Flexible Host Filter Table Registers — FHFT).



Rev	Date	Comments
2.7 (cont.)		Revised section 8.2.3.22.8 (MAC Core Control 0 Register; changed MDCSPD default value to 1b). Revised section 8.2.3.8.6 (Receive Descriptor Control — RXDCTL[n]; corrected bit assignments).
2.71	September 22, 2011	 Section 3.1.3.1.2. Case 1 table updated. Tag ID 30 information added. Section 6.3.5.8, PCIe Control 3 — Offset 0x07. PREFBAR, Bit 14 exposed. Section 6.2.10, Software Reserved Word 16 — Alternate SAN MAC Block Pointer — Word Address 0x27 and Section 6.2.11, Software Reserved Word 17 — Active SAN MAC Block Pointer — Word Address 0x28 updated. Table 6-7, Usable Flash_Size. Exposed in Datasheet. Section 7.1.2.7.4; note at the end of section updated. See phrase "RXPBSIZE[03] to 0x18000 (96 K) and RXPBSIZE[47] to zero." Section 8.2.3.7.4, Packet Split Receive Type Register — PSRTYPE[n] (0x0EA00 + 4*n, n=063 / 0x05480 + 4*n, n=015; RW), Additional bullet added to note. See: "PSR_type4 should be set to enable RSC, regardless header split mode." Table 9-4, Bit 3 description field updated. New text: "This bit should be set only on systems that do not generate prefetchable cycles." Table 10-1, "Clear Ethernet MAC Address" command removed from list of supported commands. This command no longer exists in specification. Also, "Set Ethernet MAC Address" command corrected; now called "Set MAC Address".
2.72	October 18, 2011	 Section 6.2.7, Alternate Ethernet MAC Address — Word Address 0x37. In table, word "port" changed to "function". Section 6.2.11.1, Active SAN MAC Address Block. Added this section. Was missing from Datasheet. Section 6.4.4.7, NC-SI Configuration Offset 0x06. Updated. Description added to bits 4:0.
2.73	December 7, 2011	 Section 2.1.16. Pin name assignments corrected for SDP0[7:0] and SDP0[7:0]. Section 5.2.5.3.2. Sentence changed in section. See the new wording: "The driver then reads the change made to the PCIe Master Disable bit and then polls the PCIe Master Enable Status bit." Section 5.2.4.2. Sentence changed. See the revised sentence: "When a XAUI interface is in low-power state, the 82599 asserts the respective SDP pin to enable an external PHY device to power down as well." Section 5.2.5.4.1. Sentence updated. See the revised sentence: "Note that the state of the SDP pins is undefined once power is removed from the device." Section 6.2.9, Software Reserved Word 15 — Ext. Thermal Sensor Configuration Block Pointer — Word Address 0x26. Section added: Pointer to External Thermal Sensor Configuration block. Figure 7-37 updated to correct rendering problem in figure. Section 7.2.1.2. Under discussion of PAYLEN field in FCOE; revised sentence. New text is: "In FCOE TSO offload, the PAYLEN field defines the FC payload size." Table 11-25, SerDes Crystal Specifications. In table, Shunt Capacitance recommendation changed from 6[pf] maximum to 7[pf] maximum. Section 8.2.3.1.4. Table footnote (#2) added. Fix needed in flow control Statistic Counters:
2.74	February 03, 2012	 Section 1.2, Product Overview. Note explaining single and dual port information context added. Section 7.1.5, Legacy Receive Descriptor Format; see VP (VLAN Packet subsection. This text has been updated. New text is: "When set, the VP field indicates that the incoming packet's type is a VLAN (802.1q, matching the VLNCTRL.VET). If the RXDCTL.VME bit is set as well, then active VP field also means that the VLAN has been stripped from the packet to the receive descriptor. See further description of 802.1q VLANs in Section 7.4."



Rev	Date	Comments
2.74 (cont.)		Section 8.2.3.23.13, Priority XON Transmitted Count — PXONTXC[n] (0x03F00 + 4*n, n=07; RC) - New description for XONTXC field - "Number of XON packets transmitted per TC. Sticks to 0xFFFF".
		 Section 8.2.3.23.14, Priority XON Received Count — PXONRXCNT[n] (0x04140 + 4*n, n=07; RC) - New description for XONRXC field - "Number of XON packets received per UP. Sticks to 0xFFFF".
		 Section 8.2.3.23.15, Priority XOFF Transmitted Count — PXOFFTXCNT[n] (0x03F20 + 4*n, n=07; RC) - New description for XOFFTXC field - "Number of XOFF packets transmitted per TC. Sticks to 0xFFFF".
		 Section 8.2.3.23.16, Priority XOFF Received Count — PXOFFRXCNT[n] (0x04160 + 4*n, n=07; RC) - New description for XOFFRXC field - "Number of XOFF packets received per UP. Sticks to 0xFFFF".
		 Section 8.2.3.27.7, PF VF Receive Enable — PFVFRE[n] (0x051E0 + 4*n, n=01; RW) and Section 8.2.3.27.8, PF VF Transmit Enable — PFVFTE[n] (0x08110 + 4*n, n=01; RW). Text changed in both descriptions. New text is: "Respective bits per VF are reset on VFLR, BME bit clear or on VF software reset."
		Tables modified: Table 11-6, Power Summary for Dual Port Devices (82599ES, 82599EB) and Table 11-7, Power Summary for Single Port Device (82599EN). These tables now provide clear power summaries for single port and dual port devices.
2.75	April 24, 2012	Section 2.1.8, NC-SI. Note corrected; now specifies correct pull-ups/downs used when NC-SI is disconnected.
		Section 4.2.3, Reset Effects. Note #11. PSRTYPE removed from the list.
		 Table 4-3, Power-Up Timing Guarantees. The t_{opll} and t_{pcipll} descriptions were updated. The t_{pgres} MAX value was added.
		• Section 5.2.5.3.2, Master Disable. There is new material in the section. The new text begins: "In the above situation, the data path must be flushed before the software resets the 82599. The recommended method to flush the transmit data path is"; the discussion continues with a methodology presentation.
		Table 5-3, Start-up and Power State Transition Timing Parameters. Footnote with link to Table 4.4 added. t _{pres} MIN value entered at 100 ms.
		Section 8.2.3.5.1, Extended Interrupt Cause Register- EICR (0x00800; RW1C). Bit 31 exposed (Other Cause Interrupt bit).
		Section 7.10.2.2.7, Serial ID. Section updated. New text is "The serial ID capability is not supported in VFs."
		Section 8.2.3.1.3, Extended Device Control Register — CTRL_EXT (0x00018; RW). Note text has been added to internal version of the bit 16 discussion (which has also been exposed for external use). The new text is: "The bit must be set during Rx flow initialization for proper device operation."
		Section 8.2.3.4.12, PCIe Control Extended Register — GCR_EXT (0x11050; RW). Exposed Buffers Clear Function (bit 30) in the Datasheet. Was RESERVED.
		 Section 8.2.3.22.8, MAC Core Control 0 Register — HLREG0 (0x04240; RW). Exposed RXCRCSTRP bit in the Datasheet. Was RESERVED.
		 Section 8.2.3.22.19, Auto Negotiation Control Register — AUTOC (0x042A0; RW). Description of bits 11 &10 updated (DIOGMP, RATD).
		Section 12.2.5, Trace Geometries. The inadequate data provided in this section has been replaced by a reference to a document that contains complete information.
2.76	September 6, 2012	Section 3.7.7.3.1, Priority Flow Control. The first sentence in the section was updated for clarity.
		Figure 7-6 and Figure 7-7. These have been updated for clarity.
		Section 7.1.2.3, L2 Ethertype Filters:
		Text has been updated in items 8 & 9. Chack the mirroring rules bullet in the same sections both second level bullets after.
		 Check the mirroring rules bullet in the same section; both second-level bullets after this bullet have been updated.
		Section 7.1.2.7.11, Query Filter Flow. The table in this section was updated. Note the N/A entries.



Rev	Date	Comments
2.76 (cont.)		Section 7.1.2.7, Flow Director Filters. A note has been added. See: "Note: IPv6 extended headers are parsed by the 82599, enabling TCP layer header recognition. Still the IPv6 extended header fields are not taken into account for the queue classification by Flow Director filter. This rule do not apply for security headers and fragmentation header. Packets with fragmentation header miss this filter. Packets with security extended headers are parsed only up to these headers and therefore can match only filters that do not require fields from the L4 protocol. Section 7.1.2.8.1 DEC Mesh Function A note has been added. See "Note: IPv6".
		 Section 7.1.2.8.1, RSS Hash Function. A note has been added. See "Note: IPv6 extended headers are parsed by the 82599, enabling TCP layer header recognition. Still the IPv6 extended header fields are not taken into account for the queue classification by RSS filter. This rule do not apply for security headers and fragmentation header. Packets with fragmentation header miss this filter. Packets with security extended headers are parsed only up to these headers and therefore can match only filters that do not require fields from the L4 protocol.
		 Section 7.1.5, Legacy Receive Descriptor Format. A paragraph has been updated for clarity. Search for "The VP field indicates whether the incoming packet's type is a VLAN (802.1q). It is set if the packet type matches VLNCTRL.VET. Furthermore, if the RXDCTL.VME bit is set then active VP bit also indicates that VLAN has been stripped in the 802.1q packet"
		 Section 7.2.1.2, Transmit Path in the 82599. A sentence in one of the subsections was rephrased. Search for "Each on-die descriptor queue contains up to 40 descriptors"
		 Section 7.2.3.2.4, Advanced Transmit Data Descriptor. A sentence has been updated. Search for "optional VLAN tagging, the FCoE trailer containing the FC CRC and EOF (for FCoE packets), Ethernet CRC or Ethernet padding."
		 Section 7.1.10, Header Splitting. A note (indicating a restriction) has been added to this section. See "Note: Header Splitting mode might cause unpredictable behavior and should not be used with the 82599. For more information, see the product specification update errata on this subject."
		 Section 7.13.3.3.6, DDP Context. A sentence in a subsection was updated. Search for "Hardware uses the SEQ_CNT for checking in order reception."
		 Section 8.2.3.21.20, Flow Director Filters VLAN and FLEX Bytes — FDIRVLAN (0x0EE24; RW). Find the VLAN Field; the description for this field has been updated.
		 Section 8.2.3.22.23, Auto Negotiation Link Partner Link Control Word 1 Register — ANLP1 (0x042B0; RO). The description for the ANAS field has been updated.
		 Section 8.2.3.21.22, Flow Director Filters Command Register — FDIRCMD (0x0EE2C; RW). The description has been updated for the FDIRCMD, Drop bit.
		• Section 9.3.10.7, Link Capabilities Register (0xAC; RO). A value for bits 14:12 has been updated. The new value is "111b = More than 64 ms."
		Section 12.11.1, LAN Disable. A paragraph was deleted because it referred to an obsolete function. The current second paragraph is also new.
		Section 12.2.1, MAUI Channels Lane Connections. A sentence in the second paragraph was deleted because it did not apply.
		Section 15.0, Glossary and Acronyms. The list was updated. Obsolete entries were removed.
2.8	June 21, 2013	Section 1.2, Product Overview - Modified version information.
		 Section 3.2.5.1, Transmit Errors in Sequence Handling - Fixed typos in note at end of section.
		Section 3.7.4.2, MAC Link Setup and Auto Negotiation - Added content from Specification Update as note to auto-negotiation discussion.
		Section 4.6.9, FCoE Initialization Flow - Exposed TSOFF, TEOFF, RSOFF and REOFF registers to external documentation.
		Section 6.2.4, Software Reserved Word — PXE VLAN Configuration Pointer — Word Address 0x20 - Add PXE VLAN NVM words to NVM Maps.
		Added Section 6.2.6.1, PXE Setup Options PCI Function 0 — Word Address 0x30.
		Section 6.3.5.6, PCIe Control 2 — Offset 0x05 - Changed default value of Bit 2 (Dummy Function Enable) from 1b to 0b.
		 Section 7.1.2.7.2, Flow Director Filters Status Reporting - Replaced paragraph regarding packets that do not match a flow director filter.



Rev	Date	Comments
2.8 (cont.)		Section 7.1.2.7.7, Update Filter Flow - Add content from Specification update regarding internal memory space requirements.
(23 2)		Section 7.1.6.2, Advanced Receive Descriptors — Write-Back Format - Corrected typos in Table 7-16 and related paragraph.
		Section 7.2.3.2.3, Advanced Transmit Context Descriptor - Added titles to tables 7-35, 7-36 and 7-37, and added respective cross references in related body text.
		Section 7.2.3.2.3, Advanced Transmit Context Descriptor - Changed text in FCoEF description from "EOFF to "TEOFF."
		Section 7.13.2.7.4, Dynamic End Of Frame Fields - Replaced Table 7-93, EOF Codes in TSO.
		 Section 7.7.2.4.1, Definition and Description of Parameters - Modified text in first paragraph.
		Section 7.3.4.3.2, MSI-X Vectors Used by Virtual Functions (VFs) - Corrected typos in Figure 7-25 through Figure 7-27.
		Section 8.2.3.1.6, LED Control — LEDCTL (0x00200; RW) - Modified text for LINK/ ACTIVITY description.
		Section 8.2.3.5.1, Extended Interrupt Cause Register- EICR (0x00800; RW1C), Removed Step 3 from Flow Director description.
		Section 8.2.3.20, FCoE Registers - Exposed TSOFF, TEOFF, RSOFF and REOFF registers to external documentation.
		Section 8.2.3.21.10, Flow Director Filters Free — FDIRFREE (0x0EE38; RW) - Changed bits 30:16 to Reserved.
		Section 8.2.3.21.11, Flow Director Filters Length — FDIRLEN (0x0EE4C; RC) - Changed bits 30:16 to Reserved.
		Section 8.2.3.21.13, Flow Director Filters Failed Usage Statistics — FDIRFSTAT (0x0EE54; RW/RC) - Changed description for bits 7:0.
		Section 8.2.3.22.19, Auto Negotiation Control Register — AUTOC (0x042A0; RW) - Added note preceding register description.
		Section 8.2.3.22.22, Auto Negotiation Control 2 Register — AUTOC2 (0x042A8; RW) - Exposed bit 28. Bits 27:19 and bit 29 Reserved.
		Section 11.6.2, EEPROM - Based on minimum and recommended EEPROM sizes presented in Section 11.6.2.1 and Section 11.6.2.2, removed 8, 16, 32 and 64 Kb devices from Table 11-29
		 Section 12.3.1, Supported EEPROM Devices - Based on minimum and recommended EEPROM sizes presented in Section 11.6.2.1 and Section 11.6.2.2, removed 8, 16, 32 and 64 Kb devices and accompanying note from Table 12-1
		Section 11.3.1.1, Power On/Off Sequence - Added rows to Table 11-5 for Tlpgw, Tlpg-per and Tlpg.
2.9	January 8, 2014	 Section 1.2, Product Overview — Updated product version information. Section 3.4.2, EEPROM Device — Updated EEPROM compatibility information, and added reference to table of support EEPROM devices.
		 Section 4.6.11.4, Transmit Rate Scheduler — Fixed typo. Section 6.3.5.13, IOV Control Word 1 — Offset 0x0C — Updated default value for Max
		 VFs filed, and added note to field description. Section 7.2.3.1, Introduction — Modified legacy descriptors information in Transmit
		Descriptors "Introduction" section. • Section 7.2.3.2.2, Legacy Transmit Descriptor Format — Corrected typo from "Rx" to
		"Tx" in Report Status (RS) description. • Section 7.2.3.2.4, Advanced Transmit Data Descriptor — Updated list in "Check
		Context bit" description.
3.0	November 5, 2014	Section 4.6.3.2, Global Reset and General Configuration — Updated text related to FCRTH[n].RTH fields.
		 Section 4.6.9, FCoE Initialization Flow — Text updates. Section 7.1.2.3, L2 Ethertype Filters — Text updates.
		 Section 7.1.2.3, L2 Ethertype Titlers — Text applicates. Section 8.2.3.23.3, Error Byte Packet Count — ERRBC (0x04008; RC) — Changed long register name from "Error Byte Count".

331520-004



Rev	Date	Comments		
		with Legacy or MSI Interrupts".		
		 Section 6.4, Firmware Module — Made changes associated with the addition of Appendix B. 		
		 Section 6.4.4.7, NC-SI Configuration Offset 0x06 — Exposed Enable Channel Swap field (Bit 13). 		
		 Section 8.2.3.1.2, Device Status Register — STATUS (0x00008; RO) — Added text describing the LinkUp bit as Read/Write. 		
		Section 11.5.1, Mechanical — Corrected typo (FCGBA -> FCBGA)		
		 Section 12.2.1, MAUI Channels Lane Connections — Added note regarding unused pins and design with 82599EN single port SKU. 		
		Added Appendix A, "Packets and Frames".		
		Added Appendix B, "LESM - Link Establishment State Machine for the 82599".		
3.2	October 19, 2015	Section 6.2.3, iSCSI Boot Configuration — Word Address 0x17 - Updated section.		
3.3	March 11, 2016	Section 4.2.1.5.3, Virtual Function FLR (VFLR) — Added note related to VFMBMEM.		
		Removed VFMBMEM from Note #11 related to Table 4-6.		
		 Section 14.1, Link Loopback Operations — Removed a textual reference to a non- existent register. 		



Contents

1.0	Introduction				
1.1	Scope	Scope			
1.2	Product	Overview	21		
	1.2.1	82599 Silicon/Software Features	22		
	1.2.2	System Configurations	23		
	1.2.3	External Interfaces	24		
	1.2.4	PCI-Express* (PCIe*) Interface	24		
	1.2.5	Network Interfaces	24		
	1.2.6	EEPROM Interface	25		
	1.2.7	Serial Flash Interface	26		
	1.2.8	SMBus Interface	26		
	1.2.9	NC-SI Interface	26		
	1.2.10	MDIO Interfaces	26		
	1.2.11	I2C Interfaces	27		
	1.2.12	Software-Definable Pins (SDP) Interface (General-Purpose I/O)	27		
	1.2.13	LED Interface			
1.3	Features	s Summary			
1.4		w of New Capabilities Beyond the 82598			
	1.4.1	Security			
	1.4.2	Transmit Rate Limiting	33		
	1.4.3	Fibre Channel over Ethernet (FCoE)			
	1.4.4	Performance			
	1.4.5	Rx/Tx Queues and Rx Filtering			
	1.4.6	Interrupts			
	1.4.7	Virtualization			
	1.4.8	VPD	36		
	1.4.9	Double VLAN	36		
	1.4.10	Time Sync — IEEE 1588 — Precision Time Protocol (PTP)			
1.5	Conventions				
	1.5.1	Terminology and Acronyms	37		
	1.5.2	Byte Count			
	1.5.3	Byte Ordering			
1.6	Register	/Bit Notations			
1.7		ces			
1.8		Architecture and Basic Operation			
	1.8.1	Transmit (Tx) Data Flow			
	1.8.2	Receive (Rx) Data Flow			
2.0		terface			
2.1	Pin Assignment				
2.1	2.1.1	Signal Type Definition			
	2.1.1	PCIe Symbols and Pin Names			
	2.1.2	MAUI			
	2.1.3	EEPROM			
	2.1.4	Serial Flash			
	2.1.5	SMBus			
	2.1.6	I ² C			
	2.1.7	NC-SI			
	2.1.0	INC DI	49		



	2.1.9	MDIO	49			
	2.1.10	Software Defined Pins (SDPs)	50			
	2.1.11	LEDs	50			
	2.1.12	RSVD and No Connect Pins	51			
	2.1.13	Miscellaneous	53			
	2.1.14	JTAG	54			
	2.1.15	Power Supplies	54			
	2.1.16	Pull-Ups	55			
2.2	Ball Out	— Top Level	58			
3.0	Interco	onnects	61			
3.1	PCI-Expr	ress* (PCIe*)	61			
	3.1.1	Overview	61			
	3.1.2	General Functionality	64			
	3.1.3	Host Interface	64			
	3.1.4	Transaction Layer	68			
	3.1.5	Link Layer	75			
	3.1.6	Physical Layer	76			
	3.1.7	Error Events and Error Reporting	80			
	3.1.8	Performance Monitoring	86			
3.2	SMBus .		87			
	3.2.1	Channel Behavior	87			
	3.2.2	SMBus Addressing	87			
	3.2.3	SMBus Notification Methods	88			
	3.2.4	Receive TCO Flow	90			
	3.2.5	Transmit TCO Flow	91			
	3.2.6	Concurrent SMBus Transactions	93			
	3.2.7	SMBus ARP Functionality	93			
	3.2.8	LAN Fail-Over Through SMBus	97			
3.3	Network	Network Controller — Sideband Interface (NC-SI)				
	3.3.1	Electrical Characteristics	97			
	3.3.2	NC-SI Transactions				
3.4	EEPROM					
	3.4.1	General Overview				
	3.4.2	EEPROM Device				
	3.4.3	EEPROM Vital Content				
	3.4.4	Software Accesses				
	3.4.5	Signature Field				
	3.4.6	Protected EEPROM Space	100			
	3.4.7	EEPROM Recovery				
	3.4.8	EEPROM Deadlock Avoidance				
	3.4.9	VPD Support				
3.5						
	3.5.1	Flash Interface Operation				
	3.5.2	Flash Write Control				
	3.5.3	Flash Erase Control				
	3.5.4	Flash Access Contention				
3.6		able I/O Pins — Software-Definable Pins (SDP)				
3.7		Interface (MAUI Interface)				
	3.7.1	10 GbE Interface				
	3.7.2	GbE Interface	121			



	3.7.3	SGMII Support	123	
	3.7.4	Auto Negotiation For Backplane Ethernet and Link Setup Features	125	
	3.7.5	Transceiver Module Support	129	
	3.7.6	Management Data Input/Output (MDIO) Interface	130	
	3.7.7	Ethernet Flow Control (FC)	136	
	3.7.8	Inter Packet Gap (IPG) Control and Pacing	146	
	3.7.9	MAC Speed Change at Different Power Modes	147	
4.0	Initializ	zation	151	
4.1	Power Up		151	
	4.1.1	Power-Up Sequence		
	4.1.2	Power-Up Timing Diagram		
4.2	Reset Op	eration		
	4.2.1	Reset Sources		
	4.2.2	Reset in PCI-IOV Environment		
	4.2.3	Reset Effects		
4.3	Queue Di	sable		
4.4	Function	Disable	163	
	4.4.1	General		
	4.4.2	Overview		
	4.4.3	Control Options		
	4.4.4	Event Flow for Enable/Disable Functions		
4.5	Device Di	sable		
	4.5.1	Overview		
	4.5.2	BIOS Disable of the Device at Boot Time by Using the Strapping Option	167	
4.6	Software Initialization and Diagnostics			
	4.6.1	Introduction		
	4.6.2	Power-Up State	167	
	4.6.3	Initialization Sequence		
	4.6.4	100 Mb/s, 1 GbE, and 10 GbE Link Initialization		
	4.6.5	Initialization of Statistics		
	4.6.6	Interrupt Initialization	170	
	4.6.7	Receive Initialization	171	
	4.6.8	Transmit Initialization	175	
	4.6.9	FCoE Initialization Flow		
	4.6.10	Virtualization Initialization Flow	177	
	4.6.11	DCB Configuration	180	
	4.6.12	Security Initialization	191	
	4.6.13	Alternate MAC Address Support		
5.0	Power	Management and Delivery		
5.1		rgets and Power Delivery		
5.2		nagement		
J	5.2.1	Introduction to the 82599 Power States		
	5.2.2	Auxiliary Power Usage		
	5.2.3	Power Limits by Certain Form Factors		
	5.2.4	Interconnects Power Management		
	5.2.5	Power States		
	5.2.6	Timing of Power-State Transitions		
5.3		Tilling of Fower State Transitions		
3.3	5.3.1	Advanced Power Management Wake Up		
	5.3.2	ACPI Power Management Wake Up		
	J.J.L			



	5.3.3	Wake-Up Packets	209
	5.3.4	Wake Up and Virtualization	215
6.0	Non-Vo	olatile Memory Map	217
6.1		General Map	
6.2		Software	
	6.2.1	SW Compatibility Module — Word Address 0x10-0x14	
	6.2.2	PBA Number Module — Word Address 0x15-0x16	219
	6.2.3	iSCSI Boot Configuration — Word Address 0x17	
	6.2.4	Software Reserved Word — PXE VLAN Configuration Pointer — Word Address 0x20	
	6.2.5	VPD Module Pointer — Word Address 0x2F	
	6.2.6	EEPROM PXE Module — Word Address 0x30-0x36	
	6.2.7	Alternate Ethernet MAC Address — Word Address 0x37	227
	6.2.8	Checksum Word Calculation (Word 0x3F)	227
	6.2.9	Software Reserved Word 15 — Ext. Thermal Sensor Configuration Block Pointer — Word Address 0x26	
	6.2.10	Software Reserved Word 16 — Alternate SAN MAC Block Pointer — Word Address 0x27	229
	6.2.11	Software Reserved Word 17 — Active SAN MAC Block Pointer — Word Address 0x28	230
6.3	EEPROM	Hardware Sections	231
	6.3.1	EEPROM Hardware Section — Auto-Load Sequence	231
	6.3.2	EEPROM Init Module	231
	6.3.3	PCIe Analog Configuration Module	233
	6.3.4	Core 0/1 Analog Configuration Modules	234
	6.3.5	PCIe General Configuration Module	235
	6.3.6	PCIe Configuration Space 0/1 Modules	244
	6.3.7	LAN Core 0/1 Modules	246
	6.3.8	MAC 0/1 Modules	249
	6.3.9	CSR 0/1 Auto Configuration Modules	255
6.4	Firmware	Module	257
	6.4.1	Test Configuration Module	257
	6.4.2	Common Firmware Parameters — (Global MNG Offset 0x3)	258
	6.4.3	Pass Through LAN 0/1 Configuration Modules	259
	6.4.4	Sideband Configuration Module	268
	6.4.5	Flexible TCO Filter Configuration Module	270
	6.4.6	NC-SI Microcode Download Module	272
	6.4.7	NC-SI Configuration Module	272
7.0	Inline F	Functions	277
7.1	Receive F	-unctionality	277
	7.1.1	Packet Filtering	278
	7.1.2	Rx Queues Assignment	282
	7.1.3	MAC Layer Offloads	310
	7.1.4	Receive Data Storage in System Memory	310
	7.1.5	Legacy Receive Descriptor Format	310
	7.1.6	Advanced Receive Descriptors	313
	7.1.7	Receive Descriptor Fetching	323
	7.1.8	Receive Descriptor Write-Back	323
	7.1.9	Receive Descriptor Queue Structure	324
	7.1.10	Header Splitting	327
	7.1.11	Receive Checksum Offloading	
	7.1.12	SCTP Receive Offload	333
	7.1.13	Receive UDP Fragmentation Checksum	334



7.2	Transmit Functionality		335
	7.2.1	Packet Transmission	335
	7.2.2	Transmit Contexts	344
	7.2.3	Transmit Descriptors	345
	7.2.4	TCP and UDP Segmentation	361
	7.2.5	Transmit Checksum Offloading in Non-segmentation Mode	369
7.3	Interrup	ts	373
	7.3.1	Interrupt Registers	373
	7.3.2	Interrupt Moderation	377
	7.3.3	TCP Timer Interrupt	381
	7.3.4	Mapping of Interrupt Causes	381
7.4	802.1q VLAN Support		388
	7.4.1	802.1q VLAN Packet Format	388
	7.4.2	802.1q Tagged Frames	388
	7.4.3	Transmitting and Receiving 802.1q Packets	389
	7.4.4	802.1q VLAN Packet Filtering	390
	7.4.5	Double VLAN and Single VLAN Support	390
7.5	Direct Ca	ache Access (DCA)	
	7.5.1	PCIe TLP Format for DCA	
7.6	LEDs		396
7.7	Data Cer	nter Bridging (DCB)	397
	7.7.1	Overview	
	7.7.2	Transmit-side Capabilities	
	7.7.3	Receive-Side Capabilities	
7.8	LinkSec		417
	7.8.1	Packet Format	418
	7.8.2	LinkSec Header (SecTag) Format	
	7.8.3	LinkSec Management – KaY (Key Agreement Entity)	
	7.8.4	Receive Flow	
	7.8.5	Transmit Data Path	424
	7.8.6	LinkSec and Manageability	425
	7.8.7	Key and Tamper Protection	
	7.8.8	LinkSec Statistics	
7.9	Time SY	NC (IEEE1588 and 802.1AS)	
	7.9.1	Overview	
	7.9.2	Flow and Hardware/Software Responsibilities	
	7.9.3	Hardware Time Sync Elements	
	7.9.4	<i>,</i>	433
	7.9.5	PTP Packet Structure	
7.10	Virtualiza	ation	437
	7.10.1 Overview		
	7.10.2	PCI-SIG SR-IOV Support	
	7.10.3	Packet Switching	
	7.10.4	Virtualization of Hardware	
7.11		Side Coalescing (RSC)	
	7.11.1	Packet Viability for RSC Functionality	
	7.11.2	Flow Identification and RSC Context Matching	
	7.11.3	Processing New RSC	
	7.11.4	Processing Active RSC	
	7.11.5	Packet DMA and Descriptor Write Back	



	7.11.6	RSC Completion and Aging	474
7.12	IPsec Sur	pport	
	7.12.1	Overview	
	7.12.2	Hardware Features List	
	7.12.3	Software/Hardware Demarcation	
	7.12.4	IPsec Formats Exchanged Between Hardware and Software	
	7.12.5	TX SA Table	
	7.12.6	TX Hardware Flow	
	7.12.7	AES-128 Operation in Tx	
	7.12.8	RX Descriptors	
	7.12.9	Rx SA Tables	
	7.12.10	RX Hardware Flow without TCP/UDP Checksum Offload	
	7.12.11	RX Hardware Flow with TCP/UDP Checksum Offload	
	7.12.11	AES-128 Operation in Rx	
7.13		annel over Ethernet (FCoE)	
7.13	7.13.1	Introduction	
	7.13.1	FCoE Transmit Operation	
	7.13.2 7.13.3	FCoE Receive Operation	
7 1 1		•	
7.14	- · · · · · · · · · · · · · · · · · · ·		
	7.14.1	Memory Integrity Protection	
	7.14.2	PCIe Error Handling	
8.0	_	mming Interface	
8.1		Regions	
	8.1.1	Memory-Mapped Access	
	8.1.2	I/O-Mapped Access	
	8.1.3	Registers Terminology	
8.2	Device Registers — PF		
	8.2.1	MSI-X BAR Register Summary PF	523
	8.2.2	Registers Summary PF — BAR 0	
	8.2.3	Detailed Register Descriptions — PF	543
8.3	Device Re	egisters — VF	734
	8.3.1	Registers Allocated Per Queue	734
	8.3.2	Non-Queue Registers	734
	8.3.3	MSI—X Register Summary VF — BAR 3	735
	8.3.4	Registers Summary VF — BAR 0	737
	8.3.5	Detailed Register Descriptions —VF	739
9.0	PCIe Pr	rogramming Interface	749
9.1		patibility	
9.2		ation Sharing Among PCI Functions	
9.3		ister Map	
9.5	9.3.1	Register Attributes	
	9.3.2	PCIe Configuration Space Summary	
	9.3.3	Mandatory PCI Configuration Registers — Except BARs	
	9.3.4	Subsystem ID Register (0x2E; RO)	
	9.3.5	Cap_Ptr Register (0x34; RO)	
	9.3.6	Mandatory PCI Configuration Registers — BARs	
	9.3.7	PCIe Capabilities	
	9.3.8	MSI-X Capability	
	9.3.9	VPD Registers	
	9.3.10	PCIe Configuration Registers	
	J.J.10	i ete comigaration registers	/ / 1



9.4	PCIe Extended Configuration Space		782
	9.4.1	Advanced Error Reporting Capability (AER)	783
	9.4.2	Serial Number	788
	9.4.3	Alternate Routing ID Interpretation (ARI) Capability Structure	790
	9.4.4	IOV Capability Structure	791
9.5	Virtual F	unctions Configuration Space	798
	9.5.1	Mandatory Configuration Space	800
	9.5.2	PCI Capabilities	802
10.0	Manag	eability	805
10.1	Platform Configurations		
	10.1.1	On-Board BMC Configurations	
	10.1.2	82599 NIC	
10.2		rough (PT) Functionality	
10.2	10.2.1	DMTF NC-SI Mode	
	10.2.2	SMBus Pass Through (PT) Functionality	
10.3		ability Receive Filtering	
10.0	10.3.1	Overview and General Structure	
	10.3.2	L2 EtherType Filters	
	10.3.3	VLAN Filters - Single and Double VLAN Cases	
	10.3.4	L3 and L4 Filters	
	10.3.5	Manageability Decision Filters	
	10.3.6	Possible Configurations	
10.4		and Manageability	
10.4	10.4.1	Handover of LinkSec Responsibility Between BMC and Host	
10 F		ability Programming Interfaces	
10.5	10.5.1	NC-SI Programming	
	10.5.1	SMBus Programming	
	10.5.3	Manageability Host Interface	
	10.5.4	Software and Firmware Synchronization	
		cal / Mechanical Specification	
11.1		tion	
11.2		g Conditions	
	11.2.1	Absolute Maximum Ratings	
	11.2.2	Recommended Operating Conditions	
11.3	Power D	elivery	
	11.3.1	Power Supply Specifications	
	11.3.2	In-Rush Current	
11.4	DC/AC Specification		922
	11.4.1	DC Specifications	922
	11.4.2	Digital I/F AC Specifications	927
	11.4.3	PCIe Interface AC/DC Specification	938
	11.4.4	Network (MAUI) Interface AC/DC Specification	938
	11.4.5	SerDes Crystal/Reference Clock Specification	940
11.5	Package		946
	11.5.1	Mechanical	946
	11.5.2	Thermal	946
	11.5.3	Electrical	946
	11.5.4	Mechanical Package	947
11.6	Devices	Supported	947
	11.6.1	Flash	947



	11.6.2	EEPROM	. 948
12.0	Design (Considerations and Guidelines	949
	Connecting the PCIe Interface		
	12.1.1	Link Width Configuration	
	12.1.2	Polarity Inversion and Lane Reversal	. 950
	12.1.3	PCIe Reference Clock	. 950
	12.1.4	PCIe Analog Bias Resistor	. 950
	12.1.5	Miscellaneous PCIe Signals	. 950
	12.1.6	PCIe Layout Recommendations	. 950
12.2	Connectin	g the MAUI Interfaces	. 951
	12.2.1	MAUI Channels Lane Connections	. 951
	12.2.2	MAUI Bias Resistor	. 951
	12.2.3	XAUI, KX/KR, BX4, CX4, BX and SFI+ Layout Recommendations	. 951
	12.2.4	Board Stack-Up Example	. 952
	12.2.5	Trace Geometries	
	12.2.6	Other High-Speed Signal Routing Practices	
	12.2.7	Reference Planes	
	12.2.8	Dielectric Weave Compensation	
	12.2.9	Impedance Discontinuities	
	12.2.10	Reducing Circuit Inductance	
	12.2.11	Signal Isolation	
	12.2.12	Power and Ground Planes	
	12.2.13	KR and SFI+ Recommended Simulations	
	12.2.14	Additional Differential Trace Layout Guidelines for SFI+ Boards	
12.3	Connectin	g the Serial EEPROM	
	12.3.1	Supported EEPROM Devices	
12.4	Connectin	g the Flash	
	12.4.1	Supported Flash Devices	
12.5	SMBus and	d NC-SI	
12.6	NC-SI		. 972
	12.6.1	NC-SI Design Requirements	. 972
	12.6.2	NC-SI Layout Requirements	
12.7	Resets	· · · · · · · · · · · · · · · · · · ·	
12.8	Connectin	g the MDIO Interfaces	. 979
		g the Software-Definable Pins (SDPs)	
		g the Light Emitting Diodes (LEDs)	
	Connecting Miscellaneous Signals		
	12.11.1	LAN Disable	
	12.11.2	BIOS Handling of Device Disable	
12.12	Oscillator	Design Considerations	
	12.12.1	Oscillator Types	
	12.12.2	Oscillator Solution	
	12.12.3	Oscillator Layout Recommendations	
	12.12.4	Reference Clock Measurement Recommendations	
12.13	Power Supplies		
	12.13.1	Power Supply Sequencing	
	12.13.2	Power Supply Filtering	
	12.13.3	Support for Power Management and Wake Up	
12.14		g the JTAG Port	



13.0	Thermal Design Recommendations	987
13.1	Thermal Considerations	987
13.2	Importance of Thermal Management	988
13.3	Packaging Terminology	988
13.4	Thermal Specifications	989
13.5	Case Temperature	990
13.6	Thermal Attributes	990
	13.6.1 Designing for Thermal Performance	990
	13.6.2 Model System Definition	990
	13.6.3 Package Thermal Characteristics	
13.7	Thermal Enhancements	
13.8	Clearances	
13.9	Default Enhanced Thermal Solution	
	Extruded Heatsinks	
	Attaching the Extruded Heatsink	
13.11	13.11.1 Clips	
	13.11.2 Thermal Interface (PCM45 Series)	
	13.11.3 Avoid Damaging Die-Side Capacitors with Heat Sink Attached	
	13.11.4 Maximum Static Normal Load	
12 12	Reliability	
13.12	13.12.1 Thermal Interface Management for Heat-Sink Solutions	
12 12	Measurements for Thermal Specifications	
13.13	13.13.1 Case Temperature Measurements	
	·	
	, , ,	
10.14	13.13.3 Attaching the Thermocouple (Heatsink)	
	Heatsink and Attach Suppliers	
	PCB Guidelines	
14.0	Diagnostics	
14.1	Link Loopback Operations	
15.0	Glossary and Acronyms	1005
15.1	Register Attributes	1016
Anne	endix A Packets and Frames	1017
Appe A.1	Legacy Packet Formats	
Α.1	A.1.1 ARP Packet Formats	
	A.1.2 IP and TCP/UDP Headers for TSO	
	A.1.3 Magic Packet	
	A.1.4 SNAP Packet Format	
A.2	Packet Types for Packet Split Filtering	
	A.2.1 Type 1.1: Ethernet (VLAN/SNAP) IP Packets	
	A.2.3 Type 3: Reserved	
	A.2.4 Type 4: NFS Packets	
A.3	IPsec Formats Run Over the Wire	
	A.3.1 AH Formats	
A.4	A.3.2 ESP Formats BCN Frame Format	
A.4 A.5	FCoE Framing	
5	A.5.1 FCoE Frame Format	
	A.5.2 FC Frame Format	1055
Appe	endix B LESM - Link Establishment State Machine for the 82599	1063
B.1	Background	
B.2	Location in the NVM	



NOTE: This page intentionally left blank.



1.0 Introduction

1.1 Scope

This document describes the external architecture (including device operation, pin descriptions, register definitions, etc.) for the 82599, a dual 10 Gigabit Ethernet (GbE) Network Interface Controller.

This document is intended as a reference for logical design group, architecture validation, firmware development, software device driver developers, board designers, test engineers, or anyone else who may need specific technical or programming information about the 82599.

1.2 Product Overview

The 82599 is a derivative of previous generations of Intel 1 GbE and 10 GbE Network Interface Card (NIC) designs. Many features of its predecessors remain intact; however, some have been removed or modified as well as new features introduced.

Note:

This device is available in dual port and single port variants. The single port device is limited to port 0 and to the SFI interface. If you are using the single port device, information in this document pertaining to port 1 and other interfaces does not apply.

Three versions are available:

- 82599EB PCI Express* (PCIe*) 2.0, dual-port 10 Gigabit Ethernet controller for XAUI, KX, KX4, BX, BX4 and CX4 interfaces.
- 82599ES Dual-port serial 10 GbE backplane interface for blade implementations (includes the 82599EB SKU functionality plus KR and SFI interfaces).
- 82599EN Single-port serial 10 GbE SFI interface for blade implementations.

Note: For addition information, see the introductory material in the *Intel*[®] 82599 10 Gigabit Ethernet Controller Specification Update.



1.2.1 82599 Silicon/Software Features

The base software device driver supports the following interfaces:

- XAUI (BX4)
- SFI
- KX/KX4
- KR

Linux software features include:

- LLI Low Latency Interrupts
- DCA Direct Cache Access
- RSC Receive Side Coalescing
- All sleep states (S0 through S5); however, for sleep states S3 through S5, there are power and airflow conditions that need to be met. Refer to Section 5.0 and Section 11.0 for more details.
- Header Split This feature consists of splitting a packet header to a different memory space and help the host to fetch headers only for processing.
- Flow Director (SW ATR only) A large number of flow affinity filters that direct receive packets by their flows to queues for classification, load balancing, and matching between flows and CPU cores.

Windows software features include:

- LLI
- DCA
- Wake on LAN (WoL) support:
 - WoL from S3 and S4 are not currently supported for the 82599. Also, there are no plans to support it in the future.
 - WoL from S5 is supported for connections capable of KR to KX transitions only.
 Implementation of this feature has special requirements, contact your Intel representative for more details.
- Header Split This feature consists of splitting a packet header to a different memory space and help the host to fetch headers only for processing.

Note:

Some PCIe x8 slots are actually configured as x4 slots. These slots have insufficient bandwidth for full 10 GbE line rate with dual port 10 GbE devices. If a solution suffers bandwidth issues when both 10 GbE ports are active, it is recommended to verify that the PCIe slot is indeed a true PCIe x8.



1.2.2 System Configurations

The 82599 is targeted for system configurations such as rack mounted or pedestal servers, where it can be used as an add-on NIC or LAN on Motherboard (LOM). Another system configuration is for blade servers, where the 82599 can be used in a LOM or mezzanine card.




Figure 1-1 Typical Rack / Pedestal System Configuration




Figure 1-2 Typical Blade System Configuration



1.2.3 External Interfaces




Figure 1-3 82599 External Interfaces Diagram

1.2.4 PCI-Express* (PCIe*) Interface

The 82599 supports PCIe V2.0 (2.5GT/s or 5GT/s). See Section 2.1.2 for full pin description and Section 11.4.3 for interface timing characteristics.

1.2.5 Network Interfaces

The 82599 interfaces the network through the Multi-Speed Attachment Unit Interface also referred to as the MAUI interface.

Two independent MAUI interfaces are used to connect two the 82599 ports to external devices. Each MAUI interface can be configured to interface using the following high speed links:

- a. XAUI for connection to another XAUI compliant PHY device or optical module.
- b. SGMII for connection to another SGMII compliant PHY using 1000BASE-BX or 1000BASE-KX electrical signaling.
- c. 1000BASE-KX for connection over a backplane to another 1000BASE-KX compliant device.



- d. 10GBASE-KX4 for connection over a backplane to another 10GBASE-KX4 device.
- e. 1000BASE-BX for connection over a backplane to another 1000BASE-BX compliant device.
- f. 10GBASE-CX4 for connection over a CX4 compliant cable to another 10GBASE-CX4 compliant device.
- g. SFI for connection to another SFI compliant PHY or optical module.
- h. 10GBASE-KR for connection over a backplane to another 10GBASE-KR compliant device.
- i. 10GBASE-BX4 for connection over a backplane to another 10GBASE-BX4 device.

The 82599 also supports:

- IEEE 802.3ae (10 Gb/s) implementations. It performs all of the functions required for transmission and reception handling called out in the standards for a XAUI Media interface.
- IEEE 802.3ak, IEEE 802.3ap Backplane Ethernet (KX, KX4, or KR), and PICMG3.1 (BX only) implementations including an Auto-Negotiation layer and PCS layer synchronization.
- SFP+ MSA (SFI) implementations.

These interfaces can be configured to operate in 100 Mb/s mode (SGMII), 1 Gb/s mode (SGMII, BX and KX) and 10 Gb/s mode (XAUI, CX4, KX4, KR and SFI). In 100 Mb/s mode, 1 Gb/s mode and in KR and SFI 10 Gb/s modes, only one of the four MAUI lanes (lane 0) is used and the remaining lanes (lanes 1 to 3) are powered down. For more information on how to configure the 82599 for 100 Mb/s, 1 Gb/s or 10 Gb/s operating modes, refer to Section 3.7.

Refer to Section 2.1.3 for full-pin descriptions and to the respective specifications (IEEE802.3, optical module MSAs...). For the timing characteristics of those interfaces see the relevant external specifications as listed in Section 11.4.4 for interface timing characteristics.

1.2.6 EEPROM Interface

The 82599 uses an EEPROM device for storing product configuration information. Several words of the EEPROM are accessed automatically by the 82599 after reset in order to provide pre-boot configuration data that must be available to it before it is accessed by host software. The remainder of the stored information is accessed by various software modules used to report product configuration, serial number, etc.

The 82599 uses a SPI (4-wire) serial EEPROM devices. Refer to Section 2.1.4 for the I/O pin descriptions; Section 11.4.2.4 for timing characteristics of this interface and Section 11.6.2 for a list of supported EEPROM devices.



1.2.7 Serial Flash Interface

The 82599 provides an external SPI serial interface to a Flash (or boot ROM) device. The 82599 supports serial Flash devices with up to 64 Mb (8 MB) of memory. The size of the Flash used by the 82599 can be configured by the EEPROM. See Section 2.1.5 for full pin description and Section 11.4.2.3 for interface timing characteristics.

Note:

Though the 82599 supports devices with up to 8 MB of memory, bigger devices can also be used. Accesses to memory beyond the Flash device size results in access wrapping as only the lower address bits are used by the Flash control unit.

1.2.8 SMBus Interface

SMBus is an optional interface for pass-through and/or configuration traffic between an external MC and the 82599.

The 82599's SMBus interface supports standard SMBus, up to a frequency of 400 KHz. Refer to Section 2.1.6 for full-pin descriptions and Section 11.4.2.2 for timing characteristics of this interface.

1.2.9 NC-SI Interface

NC-SI is an optional interface for pass-through traffic to and from a MC. The 82599 meets the NC-SI version 1.0.0a specification.

Refer to Section 3.3 for an additional description of the NC-SI interface, Section 2.1.8 for the pin descriptions, Section 10.5.1 for NC-SI programming and Section 11.4.1.4 for the timing characteristics.

1.2.10 MDIO Interfaces

The 82599 implements two serial management interfaces known as the Management Data Input/Output (MDIO) Interface that controls and manages PHY devices (master side). This interface provides the Media Access Controller (MAC) and software with the ability to monitor and control the state of the PHY. The 82599 supports the MDIO frame formats specified in both IEEE802.3 clause 22 and IEEE802.3 clause 45 using the electrical specification defined in IEEE802.3 clause 22 (LVTTL signaling). The MDIO interface can be controlled by software via a MDI single command and address register — MSCA (see Section 8.2.3.22.11 for more details).

Each MDIO interface should be connected to the relevant PHY as shown in the following example (each MDIO interface is driven by the appropriate MAC function).

Refer to Section 3.7.6 for complete description of the MDIO interface, Section 2.1.9 for the pin descriptions, the MSCA register in Section 8.2.3.22.11, and Section 11.4.2.7 for the timing characteristics.