

#### 8.1.2.1 **IOADDR** (I/O Offset 0x0; RW)

The IOADDR register must always be written as a Dword access. Writes that are less than 32 bits are ignored. Reads of any size returns a Dword of data; however, the chipset or CPU might only return a subset of that Dword.

For software programmers, the IN and OUT instructions must be used to cause I/O cycles to be used on the PCIe bus. Because writes must be to a 32-bit quantity, the source register of the OUT instruction must be EAX (the only 32-bit register supported by the OUT command). For reads, the IN instruction can have any size target register, but it is recommended that the 32-bit EAX register be used.

Because only a particular range is addressable, the upper bits of this register are hard coded to zero. Bits 31 through 20 are not write-able and always read back as 0b.

At hardware reset (LAN\_PWR\_GOOD) or PCI reset, this register value resets to 0x00000000. Once written, the value is retained until the next write or reset.

#### 8.1.2.2 IODATA (I/O Offset 0x04; RW)

The IODATA register must always be written as a Dword access when the IOADDR register contains a value for the internal register and memories (such as 0x000000x1FFFC). In this case, writes that are less than 32 bits are ignored.

Writes and reads to IODATA when the IOADDR register value is in an undefined range (0x20000-0x7FFFC) should not be performed. Results cannot be determined.

#### Note:

There are no special software timing requirements on accesses to IOADDR or IODATA. All accesses are immediate except when data is not readily available or acceptable. In this case, the 82599 delays the results through normal bus methods (like split transaction or transaction retry).

Because a register/memory read or write takes two I/O cycles to complete, software must provide a guarantee that the two I/O cycles occur as an atomic operation. Otherwise, results can be non-deterministic from the software viewpoint.

### 8.1.2.3 Undefined I/O Offsets

I/O offsets 0x08 through 0x1F are considered to be reserved offsets with the I/O window. Dword reads from these addresses return 0xFFFF; writes to these addresses are discarded.



## 8.1.3 Registers Terminology

Shorthand	Description
RW	Read/Write.  A register with this attribute can be read and written. If written since reset, the value read reflects the value written.
RO	Read Only.  If a register is read only, writes to this register have no effect.
wo	Write Only.  Reading this register might not return a meaningful value.
RW1C	Read/Write Clear.  A register with this attribute can be read and written. However, a write of a 1b clears (sets to 0b) the corresponding bit and a write of a 0b has no effect.
W1C	Write to clear register. Writing 1b to this register clears an event possibly reported in another register.
RC	Read Clear.  A register bit with this attribute is cleared after read. Writes have no effect on the bit value.
RW/RC	Read/Write and Read Clear.
RWS	Read Write Set. Register that is set to 1b by software by writing a 1b to the register, and cleared to 0b by hardware.
Reserved	Reserved field can return any value on read access and must be set to its initial value on write access unless specified differently in the field description.



## 8.2 Device Registers — PF

## 8.2.1 MSI-X BAR Register Summary PF

See Section 9.3.6.1 for the MSI-X BAR offset in 32-bit and 64-bit BAR options.

Category	BAR 3 Offset	Alias Offset	Abbreviation	Name	RW
MSI-X	0x0000 — (N-1)*0x10	N/A	MSIXTADD	MSIX table entry lower address.	RW
MSI-X	0x0004 — (N-1)*0x10	N/A	MSIXTUADD	MSIX table entry upper address.	RW
MSI-X	0x0008 — (N-1)*0x10	N/A	MSIXTMSG	MSIX table entry message.	RW
MSI-X	0x000C - (N-1)*0x10	N/A	MSIXTVCTRL	MSIX table vector control.	RW
MSI-X	0x2000 — 0x200C	N/A	MSIXPBA	MSI-X Pending bit array.	RO

## 8.2.2 Registers Summary PF — BAR 0

All of the 82599's non-PCIe configuration registers are listed in the following table. These registers are ordered by grouping and are not necessarily listed in the order that they appear in the address space.

Note:

All registers should be accessed as a 32-bit width on reads with an appropriate software mask, if needed. A software read/modify/write mechanism should be invoked for partial writes.

**Table 8-2 Register Summary** 

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
<b>General Control Registers</b>						
0x00000 / 0x00004	CTRL	Device Control Register	Target	RW		543
0x00008	STATUS	Device Status Register	Target	RO		544
0x00018	CTRL_EXT	Extended Device Control Register	Target	RW		544
0x00020	ESDP	Extended SDP Control	Target	RW		545
0x00028	I2CCTL	I2C Control	Target	RW	PERST	549
0x00200	LEDCTL	LED Control	Target	RW		549
0x05078	EXVET	Extended VLAN Ether Type	Target	RW		551



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
EEPROM/Flash Registers			•			
0x10010	EEC	EEPROM/Flash Control Register	FLEEP	RW		552
0x10014	EERD	EEPROM Read Register	FLEEP	RW		554
0x1001C	FLA	Flash Access Register	FLEEP	RW		555
0x10114	EEMNGDATA	Manageability EEPROM Read/ Write Data	FLEEP	RW		556
0x10118	FLMNGCTL	Manageability Flash Control Register	FLEEP	RW		557
0x1011C	FLMNGDATA	Manageability Flash Read Data	FLEEP	RW		557
0x01013C	FLOP	Flash Opcode Register	FLEEP	RW		558
0x10200	GRC	General Receive Control	FLEEP	RW		558
Flow Control Registers		1	l			
0x0431C / 0x03008	PFCTOP	Priority Flow Control Type Opcode	MAC	RW		559
0x03200+4*n, n=03	FCTTVn	Flow Control Transmit Timer Value n	DBU-Rx	RW		559
0x03220+4*n, n=07	FCRTL[n]	Flow Control Receive Threshold Low	DBU-Rx	RW		560
0x03260+4*n, n=07	FCRTH[n]	Flow Control Receive Threshold High	DBU-Rx	RW		560
0x032A0	FCRTV	Flow Control Refresh Threshold Value	DBU-Rx	RW		561
0x0CE00	TFCS	Transmit Flow Control Status	DBU-Tx	RO		561
0x03D00	FCCFG	Flow Control Configuration	DBU-Rx	RW		561
PCIe Registers			_L		1	
0x11000	GCR	PCIe Control Register	PCIe	RW		562
0x11010	GSCL_1	PCIe Statistic Control Register #1	PCIe	RW		562
0x11014	GSCL_2	PCIe Statistic Control Registers #2	PCIe	RW		563
0x011030+4*n, n=03	GSCL_5_8	PCIe Statistic Control Register #5#8	PCIe	RW		565



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x11020+4*n, n=03	GSCN_0_3	PCIe Statistic Counter Registers #0#3	PCIe	RO		565
0x10150	FACTPS	Function Active and Power State to Manageability	FLEEP	RO		565
0x11040	PCIEPHYADR	PCIe PHY Address Register	PCIe	RW		566
0x11044	PCIEPHYDAT	PCIe PHY Data Register	PCIe	RW		567
0x10140	SWSM	Software Semaphore Register	FLEEP	RW		567
0x10148	FWSM	Firmware Semaphore Register	FLEEP	RW		567
0x10160	SW_FW_SYNC	Software–Firmware Synchronization	FLEEP	RW		569
0x11050	GCR_EXT	PCIe Control Extended Register	PCIe	RW		569
0x11064	MREVID	Mirrored Revision ID	PCIe	RO		570
0x110B0	PICAUSE	PCIe Interrupt Cause	PCIe	RO		570
0x110B8	PIENA	PCIe Interrupts Enable	PCIe	RW		571
Interrupt Registers						
0x00800	EICR	Extended Interrupt Cause Register	Interrupt	RW1C		572
0x00808	EICS	Extended Interrupt Cause Set Register	Interrupt	WO		573
0x00880	EIMS	Extended Interrupt Mask Set/ Read Register	Interrupt	RWS		573
0x00888	EIMC	Extended Interrupt Mask Clear Register	Interrupt	WO		574
0x00810	EIAC	Extended Interrupt Auto Clear Register	Interrupt	RW		574
0x00890	EIAM	Extended Interrupt Auto Mask Enable Register	Interrupt	RW		574
0x00A90+4*(n-1), n=12	EICS[n]	Extended Interrupt Cause Set Registers	Interrupt	WO		575
0x00AA0+4*(n-1), n=12	EIMS[n]	Extended Interrupt Mask Set/ Read Registers	Interrupt	RWS		575
0x00AB0+4*(n-1), n=12	EIMC[n]	Extended Interrupt Mask Clear Registers	Interrupt	WO		575
0x00AD0+4*(n-1), n=12	EIAM[n]	Extended Interrupt Auto Mask Enable registers	Interrupt	RW		575



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x00894	EITRSEL	MSI to EITR Select	Interrupt	RW		575
0x00820+4*n, n=023 and 0x012300+4*(n-24), n=24128	EITR[n]	Extended Interrupt Throttle Registers	Interrupt	RW		576
0x0E800+4*n, n=0127	L34TIMIR[n]	L3 L4 Tuples Immediate Interrupt Rx	DBU-Rx	RW		576
0x0EC90	LLITHRESH	LLI Size Threshold	DBU-Rx	RW		577
0x0EC60 / 0x05AC0	IMIRVP	Immediate Interrupt Rx VLAN Priority Register	DBU-Rx	RW		577
0x00900+4*n, n=063	IVAR[n]	Interrupt Vector Allocation	Interrupt	RW		578
0x00A00	IVAR_MISC	Miscellaneous Interrupt Vector Allocation	Interrupt	RW		579
0x00898	GPIE	General Purpose Interrupt Enable	Interrupt	RW		579
MSI-X Table Registers	•	-				
0x110C0+4*n, n=07 / 0x11068 [n=0]	PBACL[n]	MSI-X PBA Clear	PCIe	RW		581
Receive Registers		1				<u>,                                      </u>
0x05080	FCTRL	Filter Control Register	Rx-Filter	RW		582
0x05088	VLNCTRL	VLAN Control Register	Rx-Filter	RW		583
0x05090	MCSTCTRL	Multicast Control Register	Rx-Filter	RW		583
0x0EA00+4*n, n=063 / 0x05480+4*n, n=015	PSRTYPE[n]	Packet Split Receive Type Register	DBU-Rx	RW		584
0x05000	RXCSUM	Receive Checksum Control	Rx-Filter	RW		585
0x05008	RFCTL	Receive Filter Control Register	Rx-Filter	RW		586
0x05200+4*n, n=0127	MTA[n]	Multicast Table Array	Rx-Filter	RW		587
0x0A200+8*n, n=0127	RAL[n]	Receive Address Low	Rx-Filter	RW		587
0x0A204+8*n, n=0127	RAH[n]	Receive Address High	Rx-Filter	RW		587
0x0A600+4*n, n=0255	MPSAR[n]	MAC Pool Select Array	Rx-Filter	RW		588
0x0A000+4*n, n=0127	VFTA[n]	VLAN Filter Table Array	Rx-Filter	RW		588
0x0EC80 / 0x05818	MRQC	Multiple Receive Queues Command Register	DBU-Rx	RW		589



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x0EC70	RQTC	RSS Queues Per Traffic Class Register	DBU-Rx	RW		590
0x0EB80+4*n, n=09 / 0x05C80+4*n, n=09	RSSRK[n]	RSS Random Key Register	DBU-Rx	RW		591
0x0EB00+4*n, n=031 / 0x05C00+4*n, n=031	RETA[n]	Redirection Table	DBU-Rx	RW		591
0x0E000+4*n, n=0127	SAQF[n]	Source Address Queue Filter	DBU-Rx	RW		592
0x0E200+4*n, n=0127	DAQF[n]	Destination Address Queue Filter	DBU-Rx	RW		592
0x0E400+4*n, n=0127	SDPQF[n]	Source Destination Port Queue Filter	DBU-Rx	RW		592
0x0E600+4*n, n=0127	FTQF[n]	Five Tuple Queue Filter	DBU-Rx	RW		593
0x0EC30	SYNQF	SYN Packet Queue Filter	DBU-Rx	RW		594
0x05128+4*n, n=07	ETQF[n]	EType Queue Filter	Rx-Filter	RW		594
0x0EC00+4*n, n=07	ETQS[n]	EType Queue Select	DBU-Rx	RW		595
Receive DMA Registers		1	l .		l	
0x01000+0x40*n, n=063 and 0x0D000+0x40*(n-64), n=64127	RDBAL[n]	Receive Descriptor Base Address Low	DMA-Rx	RW		596
0x01004+0x40*n, n=063 and 0x0D004+0x40*(n-64), n=64127	RDBAH[n]	Receive Descriptor Base Address High	DMA-Rx	RW		596
0x01008+0x40*n, n=063 and 0x0D008+0x40*(n-64), n=64127	RDLEN[n]	Receive Descriptor Length	DMA-Rx	RW		596
0x01010+0x40*n, n=063 and 0x0D010+0x40*(n-64), n=64127	RDH[n]	Receive Descriptor Head	DMA-Rx	RO		597
0x01018+0x40*n, n=063 and 0x0D018+0x40*(n-64), n=64127	RDT[n]	Receive Descriptor Tail	DMA-Rx	RW		597
0x01028+0x40*n, n=063 and 0x0D028+0x40*(n-64), n=64127	RXDCTL[n]	Receive Descriptor Control	DMA-Rx	RW		597
0x01014+0x40*n, n=063 and 0x0D014+0x40*(n-64), n=64127 / 0x02100+4*n, [n=015]	SRRCTL[n]	Split Receive Control Registers	DMA-Rx	RW		598
0x02F00	RDRXCTL	Receive DMA Control Register	DMA-Rx	RW		599



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x03C00+4*n, n=07	RXPBSIZE[n]	Receive Packet Buffer Size	DBU-Rx	RW		600
0x03000	RXCTRL	Receive Control Register	DBU-Rx	RW		600
0x03190	RXMEMWRAP	Rx Packet Buffer Flush Detect	DBU-Rx	RO		600
0x03028	RSCDBU	RSC Data Buffer Control Register	DBU-Rx	RW		602
0x0102C+0x40*n, n=063 and 0x0D02C+0x40*(n-64), n=64127	RSCCTL[n]	RSC Control	DMA-Rx	RW		602
Transmit Registers			l .	<u> </u>		
0x08100	DTXMXSZRQ	DMA Tx TCP Max Allow Size Requests	DMA-Tx	RW		603
0x04A80	DMATXCTL	DMA Tx Control	DMA-Tx	RW		603
0x04A88	DTXTCPFLGL	DMA Tx TCP Flags Control Low	DMA-Tx	RW		604
0x04A8C	DTXTCPFLGH	DMA Tx TCP Flags Control High	DMA-Tx	RW		604
0x06000+0x40*n, n=0127	TDBAL[n]	Transmit Descriptor Base Address Low	DMA-Tx	RW		604
0x06004+0x40*n, n=0127	TDBAH[n]	Transmit Descriptor Base Address High	DMA-Tx	RW		605
0x06008+0x40*n, n=0127	TDLEN[n]	Transmit Descriptor Length	DMA-Tx	RW		605
0x06010+0x40*n, n=0127	TDH[n]	Transmit Descriptor Head	DMA-Tx	RO		605
0x06018+0x40*n, n=0127	TDT[n]	Transmit Descriptor Tail	DMA-Tx	RW		606
0x06028+0x40*n, n=0127	TXDCTL[n]	Transmit Descriptor Control	DMA-Tx	RW		606
0x06038+0x40*n, n=0127	TDWBAL[n]	Tx Descriptor Completion Write Back Address Low	DMA-Tx	RW		607
0x0603C+0x40*n, n=0127	TDWBAH[n]	Tx Descriptor Completion Write Back Address High	DMA-Tx	RW		608
0x0CC00+0x4*n, n=07	TXPBSIZE[n]	Transmit Packet Buffer Size	DBU-Tx	RW		608
0x0CD10	MNGTXMAP	Manageability Transmit TC Mapping	DBU-Tx	RW		608
0x08120	мтос	Multiple Transmit Queues Command Register	DMA-Tx	RW		609
0x04950 +0x4*n, n=07	TXPBTHRESH	Tx Packet Buffer Threshold	DMA-Tx	RW		610
	i		1	1	1	



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
DCB Registers			-		•	
0x02430	RTRPCS	DCB Receive Packet plane Control and Status	DMA-Rx	RW		611
0x04900	RTTDCS	DCB Transmit Descriptor Plane Control and Status	DMA-Tx	RW		611
0x0CD00	RTTPCS	DCB Transmit Packet Plane Control and Status	DBU-Tx	RW		617
0x03020	RTRUP2TC	DCB Receive User Priority to Traffic Class	DBU-Rx	RW		613
0x0C800	RTTUP2TC	DCB Transmit User Priority to Traffic Class	DBU-Tx	RW		614
0x02140+4*n, n=07	RTRPT4C[n]	DCB Receive Packet Plane T4 Config	DMA-Rx	RW		615
0x082E0+4*n, n=03	TXLLQ[n]	Strict Low Latency Tx Queues	DMA-Tx	RW		616
0x02160+4*n, n=07	RTRPT4S[n]	DCB Receive Packet plane T4 Status	DMA-Rx	RO		616
0x04910+4*n, n=07	RTTDT2C[n]	DCB Transmit Descriptor plane T2 Config	DMA-Tx	RW		616
0x0CD20+4*n, n=07	RTTPT2C[n]	DCB Transmit Packet Plane T2 Config	DBU-Tx	RW		617
0x0CD40+4*n, n=07	RTTPT2S[n]	DCB Transmit Packet Plane T2 Status	DBU-Tx	RO		617
0x04980	RTTBCNRM	DCB Transmit Rate-Scheduler MMW	DMA-Tx	RW		617
0x04904	RTTDQSEL	DCB Transmit Descriptor Plane Queue Select	DMA-Tx	RW		618
0x04908	RTTDT1C	DCB Transmit Descriptor Plane T1 Config	DMA-Tx	RW		618
0x0490C	RTTDT1S	DCB Transmit Descriptor Plane T1 Status	DMA-Tx	RO		618
0x04984	RTTBCNRC	DCB Transmit Rate-Scheduler Config	DMA-Tx	RW		619
0x04988	RTTBCNRS	DCB Transmit Rate-Scheduler Status	DMA-Tx	RW		619
0x0498C	RTTBCNRD	DCB Transmit Rate Scheduler Rate Drift	DMA-Tx	RW		620



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
DCA Registers			1			
0x0100C+0x40*n, n=063 and 0x0D00C+0x40*(n-64), n=64127 / 0x02200+4*n, [n=015]	DCA_RXCTRL[n]	Rx DCA Control Register	DMA-Rx	RW		621
0x0600C+0x40*n, n=0127	DCA_TXCTRL[n]	Tx DCA Control Register	DMA-Tx	RW		622
0x11070	DCA_ID	DCA Requester ID Information Register	PCIe	RO		623
0x11074	DCA_CTRL	DCA Control Register	PCIe	RW		622
Security Registers			1			
0x08800	SECTXCTRL	Security Tx Control	SEC-Tx	RW		624
0x08804	SECTXSTAT	Security Tx Status	SEC-Tx	RO		625
0x08808	SECTXBUFFAF	Security Tx Buffer Almost Full	SEC-Tx	RW		625
0x08810	SECTXMINIFG	Security Tx Buffer Minimum IFG	SEC-Tx	RW		625
0x08D00	SECRXCTRL	Security Rx Control	SEC-Rx	RW		626
0x08D04	SECRXSTAT	Security Rx Status	SEC-Rx	RO		626
LinkSec Registers						
0x08A00	LSECTXCAP	LinkSec Tx Capabilities Register	SEC-Tx	RW		627
0x08F00	LSECRXCAP	LinkSec Rx Capabilities Register	SEC-Rx	RW		627
0x08A04	LSECTXCTRL	LinkSec Tx Control Register	SEC-Tx	RW		628
0x08F04	LSECRXCTRL	LinkSec Rx Control Register	SEC-Rx	RW		628
0x08A08	LSECTXSCL	LinkSec Tx SCI Low	SEC-Tx	RW		629
0x08A0C	LSECTXSCH	LinkSec Tx SCI High	SEC-Tx	RO		629
0x08A10	LSECTXSA	LinkSec Tx SA	SEC-Tx	RW		630
0x08A14	LSECTXPN0	LinkSec Tx SA PN 0	SEC-Tx	RW		630
0x08A18	LSECTXPN1	LinkSec Tx SA PN 1	SEC-Tx	RW		630
0x08A1C+4*n, n=03	LSECTXKEY0[n]	LinkSec Tx Key 0	SEC-Tx	WO		631
0x08A2C+4*n, n=03	LSECTXKEY1[n]	LinkSec Tx Key 1	SEC-Tx	WO		631
0x08F08	LSECRXSCL	LinkSec Rx SCI Low	SEC-Rx	RW		631

331520-004



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x08F0C	LSECRXSCH	LinkSec Rx SCI High	SEC-Rx	RW		632
0x08F10+4*n, n=01	LSECRXSA[n]	LinkSec Rx SA	SEC-Rx	RW		632
0x08F18+4*n, n=01	LSECRXPN[n]	LinkSec Rx SA PN	SEC-Rx	RW		633
0x08F20+0x10*n+4*m, n=01, m=03	LSECRXKEY[n,m]	LinkSec Rx Key	SEC-Rx	WO		633
0x08A3C	LSECTXUT	Tx Untagged Packet Counter	SEC-Tx	RO		634
0x08A40	LSECTXPKTE	Encrypted Tx Packets	SEC-Tx	RO		634
0x08A44	LSECTXPKTP	Protected Tx Packets	SEC-Tx	RO		634
0x08A48	LSECTXOCTE	Encrypted Tx Octets	SEC-Tx	RO		634
0x08A4C	LSECTXOCTP	Protected Tx Octets	SEC-Tx	RO		635
0x08F40	LSECRXUT	LinkSec Untagged Rx Packet	SEC-Rx	RO		636
0x08F44	LSECRXOCTE	LinkSec Rx Octets Decrypted	SEC-Rx	RO		636
0x08F48	LSECRXOCTP	LinkSec Rx Octets Validated	SEC-Rx	RO		636
0x08F4C	LSECRXBAD	LinkSec Rx Packet with Bad Tag	SEC-Rx	RO		636
0x08F50	LSECRXNOSCI	LinkSec No SCI	SEC-Rx	RO		637
0x08F54	LSECRXUNSCI	LinkSec Unknown SCI	SEC-Rx	RO		637
0x08F58	LSECRXUC	LinkSec Rx Unchecked Packets	SEC-Rx	RO		638
0x08F5C	LSECRXDELAY	LinkSec Rx Delayed Packets	SEC-Rx	RO		638
0x08F60	LSECRXLATE	LinkSec Rx Late Packets	SEC-Rx	RO		638
0x08F64+4*n, n=01	LSECRXOK[n]	LinkSec Rx Packet OK	SEC-Rx	RO		639
0x08F6C+4*n, n=01	LSECRXINV[n]	LinkSec Rx Invalid	SEC-Rx	RO		639
0x08F74+4*n, n=01	LSECRXNV[n]	LinkSec Rx Not Valid	SEC-Rx	RC		639
0x08F7C	LSECRXUNSA	LinkSec Rx Unused SA	SEC-Rx	RC		639
0x08F80	LSECRXNUSA	LinkSec Rx Not Using SA	SEC-Rx	RC		640
IPsec Registers	-	1		ı	ı	
0x08900	IPSTXIDX	IPsec Tx Index	SEC-Tx	RW		641
0x08908+4*n, n=03	IPSTXKEY[n]	IPsec Tx Key Registers	SEC-Tx	RW		641



**Table 8-2** Register Summary (Continued)

Abbreviation	Name	Block	RW	Reset Source	Page
IPSTXSALT	IPsec Tx Salt Register	SEC-Tx	RW		642
IPSRXIDX	IPsec Rx Index	SEC-Rx	RW		642
IPSRXIPADDR	IPsec Rx IP address Register	SEC-Rx	RW		643
IPSRXSPI	IPsec Rx SPI Register	SEC-Rx	RW		643
IPSRXIPIDX	IPsec Rx SPI Register	SEC-Rx	RW		643
IPSRXKEY[n]	IPsec Rx Key Register	SEC-Rx	RW		643
IPSRXSALT	IPsec Rx Salt Register	SEC-Rx	RW		644
IPSRXMOD	IPsec Rx Mode Register	SEC-Rx	RW		644
1		1			
TCPTIMER	TCP Timer	Target	RW		645
I	I				
FCRXCTRL	FC Receive Control	Rx-Filter	RW		647
FCRECTL	FCoE Redirection Control	DBU-Rx	RW		648
FCRETA[n]	FCoE Redirection Table	DBU-Rx	RW		648
FCPTRL	FC User Descriptor PTR Low	DMA-Rx	RW		648
FCPTRH	FC User Descriptor PTR High	DMA-Rx	RW		649
FCBUFF	FC Buffer Control	DMA-Rx	RW		649
FCDMARW	FC Receive DMA RW	DMA-Rx	RW		650
FCFLT	FC FLT Context	Rx-Filter	RW		650
FCPARAM	FC Offset Parameter	Rx-Filter	RW		650
FCFLTRW	FC Filter RW Control	Rx-Filter	WO		651
1		1			
FDIRCTRL	Flow Director Filters Control Register	DBU-Rx	RW		652
FDIRHKEY	Flow Director Filters Lookup Table Hash Key	DBU-Rx	RW		653
FDIRSKEY	Flow Director Filters Signature Hash Key	DBU-Rx	RW		653
	IPSTXSALT IPSRXIDX IPSRXIPADDR IPSRXSPI IPSRXIPIDX IPSRXKEY[n] IPSRXKEY[n] IPSRXMOD  TCPTIMER  FCRECTL FCRECTL FCRETA[n] FCPTRL FCPTRH FCBUFF FCDMARW FCFLT FCPARAM FCFLTRW	IPSTXSALT IPsec Tx Salt Register  IPSRXIDX IPsec Rx Index  IPSRXIPADDR IPsec Rx IP address Register  IPSRXSPI IPsec Rx SPI Register  IPSRXSPI IPsec Rx SPI Register  IPSRXKEY[n] IPsec Rx Key Register  IPSRXKEY[n] IPsec Rx Salt Register  IPSRXSALT IPsec Rx Salt Register  IPSRXMOD IPsec Rx Mode Register  TCPTIMER TCP Timer  FCRXCTRL FC Receive Control  FCRECTL FCOE Redirection Control  FCRETA[n] FCOE Redirection Table  FCPTRL FC User Descriptor PTR Low  FCPTRH FC User Descriptor PTR High  FCBUFF FC Buffer Control  FCDMARW FC Receive DMA RW  FCFLT FC FLT Context  FCPARAM FC Offset Parameter  FCFLTRW FC Filter RW Control  FDIRCTRL Flow Director Filters Control Register  FDIRCTRL Flow Director Filters Lookup Table Hash Key  FDIRSKEY Flow Director Filters Signature	IPSTXSALT IPsec Tx Salt Register SEC-Tx  IPSRXIDX IPsec Rx Index SEC-Rx  IPSRXIPADDR IPsec Rx IP address Register SEC-Rx  IPSRXSPI IPsec Rx SPI Register SEC-Rx  IPSRXIPIDX IPsec Rx SPI Register SEC-Rx  IPSRXIPIDX IPsec Rx SPI Register SEC-Rx  IPSRXKEY[n] IPsec Rx Key Register SEC-Rx  IPSRXSALT IPsec Rx Salt Register SEC-Rx  IPSRXMOD IPsec Rx Mode Register SEC-Rx  TCPTIMER TCP Timer Target  FCRXCTRL FC Receive Control Rx-Filter  FCRECTL FCOE Redirection Control DBU-Rx  FCRETA[n] FCOE Redirection Table DBU-Rx  FCPTRL FC User Descriptor PTR Low DMA-Rx  FCPTRH FC User Descriptor PTR High DMA-Rx  FCBUFF FC Buffer Control DMA-Rx  FCDMARW FC Receive DMA RW DMA-Rx  FCFLT FC FLT Context Rx-Filter  FCPARAM FC Offset Parameter Rx-Filter  FCPARAM FC Offset Parameter Rx-Filter  FCPLTRW FC Filter RW Control DBU-Rx  FDIRCTRL Flow Director Filters Control DBU-Rx  FDIRCTRL Flow Director Filters Lookup Table Hash Key  FDIRSKEY Flow Director Filters Signature DBU-Rx	IPSTXSALT IPsec Tx Salt Register SEC-Tx RW  IPSRXIDX IPsec Rx Index SEC-Rx RW  IPSRXIPADDR IPsec Rx IP address Register SEC-Rx RW  IPSRXSPI IPsec Rx SPI Register SEC-Rx RW  IPSRXIPIDX IPsec Rx SPI Register SEC-Rx RW  IPSRXIPIDX IPsec Rx SPI Register SEC-Rx RW  IPSRXIPIDX IPsec Rx SPI Register SEC-Rx RW  IPSRXSALT IPsec Rx Salt Register SEC-Rx RW  IPSRXSALT IPsec Rx Salt Register SEC-Rx RW  IPSRXMOD IPsec Rx Mode Register SEC-Rx RW  TCPTIMER TCP Timer Target RW  FCRECTL FC Receive Control Rx-Filter RW  FCRECTL FCOE Redirection Control DBU-Rx RW  FCPTRL FC User Descriptor PTR Low DMA-Rx RW  FCPTRH FC User Descriptor PTR High DMA-Rx RW  FCBUFF FC Buffer Control DMA-Rx RW  FCDMARW FC Receive DMA RW DMA-Rx RW  FCPTRT FC FLT Context Rx-Filter RW  FCPARAM FC Offset Parameter Rx-Filter RW  FCPARAM FC Offset Parameter Rx-Filter RW  FCPIRTRU FG Filter RW Control Rx-Filter RW  FCPIRTRU FG Filter RW Control Rx-Filter RW  FDIRCTRL Flow Director Filters Control DBU-Rx RW  FDIRCTRL Flow Director Filters Lookup Table Hash Key  FDIRSKEY Flow Director Filters Signature DBU-Rx RW	IPSTXSALT IPSec Tx Salt Register SEC-Tx RW  IPSRXIDX IPSec Rx Index SEC-Rx RW  IPSRXIDDR IPSec Rx IP address Register SEC-Rx RW  IPSRXIPADDR IPSec Rx IP address Register SEC-Rx RW  IPSRXIPIDX IPSec Rx SPI Register SEC-Rx RW  IPSRXIPIDX IPSec Rx SPI Register SEC-Rx RW  IPSRXIPIDX IPSec Rx SPI Register SEC-Rx RW  IPSRXKEY[n] IPSec Rx Key Register SEC-Rx RW  IPSRXSALT IPSec Rx Salt Register SEC-Rx RW  IPSRXMOD IPSec Rx Mode Register SEC-Rx RW  IPSRXMOD IPSec Rx Mode Register SEC-Rx RW  TCPTIMER TCP Timer Target RW  FCRECTL FC Receive Control Rx-Filter RW  FCRECTL FC Redirection Control DBU-Rx RW  FCRETA[n] FCOE Redirection Table DBU-Rx RW  FCPTRL FC User Descriptor PTR Low DMA-Rx RW  FCPTRH FC User Descriptor PTR High DMA-Rx RW  FCBUFF FC Buffer Control DMA-Rx RW  FCDMARW FC Receive DMA RW DMA-Rx RW  FCFLT FC FLT Context Rx-Filter RW  FCPARAM FC Offset Parameter Rx-Filter RW  FCPARAM FC Offset Parameter Rx-Filter RW  FCPIRSKEY Flow Director Filters Control DBU-Rx RW  FDIRCTRL Flow Director Filters Lookup Table Hash Key  FDIRSKEY Flow Director Filters Signature DBU-Rx RW  FDIRSKEY Flow Director Filters Signature DBU-Rx RW



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x0EE3C	FDIRDIP4M	Flow Director Filters IPv4 Mask	DBU-Rx	RW		653
0x0EE40	FDIRSIP4M	Flow Director Filters Source IPv4 Mask	DBU-Rx	RW		654
0x0EE44	FDIRTCPM	Flow Director Filters TCP Mask	DBU-Rx	RW		654
0x0EE48	FDIRUDPM	Flow Director Filters UDP Mask	DBU-Rx	RW		654
0x0EE74	FDIRIP6M	Flow Director Filters IPv6 Mask	DBU-Rx	RW		655
0x0EE70	FDIRM	Flow Director Filters Other Mask	DBU-Rx	RW		655
Global Status / Statistics R	Registers			•	•	
0x0EE38	FDIRFREE	Flow Director Filters Free	DBU-Rx	RW		656
0x0EE4C	FDIRLEN	Flow Director Filters Length	DBU-Rx	RC		656
0x0EE50	FDIRUSTAT	Flow Director Filters Usage Statistics	DBU-Rx	RW / RC		656
0x0EE54	FDIRFSTAT	Flow Director Filters Failed Usage Statistics	DBU-Rx	RW / RC		657
0x0EE58	FDIRMATCH	Flow Director Filters Match Statistics	DBU-Rx	RC		657
0x0EE5C	FDIRMISS	Flow Director Filters Miss Match Statistics	DBU-Rx	RC		657
Flow Programming Registe	ers			•		
0x0EE0C+4*n, n=02	FDIRSIPv6[n]	Flow Director Filters Source IPv6	DBU-Rx	RW		657
0x0EE18	FDIRIPSA	Flow Director Filters IP SA	DBU-Rx	RW		658
0x0EE1C	FDIRIPDA	Flow Director Filters IP DA	DBU-Rx	RW		658
0x0EE20	FDIRPORT	Flow Director Filters Port	DBU-Rx	RW		658
0x0EE24	FDIRVLAN	Flow Director Filters VLAN and FLEX bytes	DBU-Rx	RW		658
0x0EE28	FDIRHASH	Flow Director Filters Hash Signature	DBU-Rx	RW		658
0x0EE2C	FDIRCMD	Flow Director Filters Command Register	DBU-Rx	RW		659
MAC Registers		•	ı			1
0x04200	PCS1GCFIG	PCS_1G Global Config Register 1	MAC	RW		661
0x04208	PCS1GLCTL	PCG_1G link Control Register	MAC	RW		661
		j		1		



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x0420C	PCS1GLSTA	PCS_1G Link Status Register	MAC	RO		662
0x04218	PCS1GANA	PCS_1 Gb/s Auto-Negotiation Advanced Register	MAC	RW		663
0x0421C	PCS1GANLP	PCS_1GAN LP Ability Register	MAC	RO		663
0x04220	PCS1GANNP	PCS_1G Auto-Negotiation Next Page Transmit Register	MAC	RW		664
0x04224	PCS1GANLPNP	PCS_1G Auto-Negotiation LP's Next Page Register	MAC	RO		665
0x04240	HLREG0	MAC Core Control 0 Register	MAC	RW		666
0x04244	HLREG1	MAC Core Status 1 Register	MAC	RO		667
0x04248	PAP	Pause and Pace Register	MAC	RW		668
0x0425C	MSCA	MDI Single Command and Address	MAC	RW		668
0x04260	MSRWD	MDI Single Read and Write Data	MAC	RW		669
0x04268	MAXFRS	Max Frame Size	MAC	RW		669
0x4288	PCSS1	XGXS Status 1	MAC	RO		669
0x0428C	PCSS2	XGXS Status 2	MAC	RO		670
0x04290	XPCSS	10GBASE-X PCS Status	MAC	RO		670
0x04298	SERDESC	SerDes Interface Control Register	MAC	RW		672
0x0429C	MACS	FIFO Status/CNTL report Register	MAC	RW		673
0x042A0	AUTOC	Auto-Negotiation Control Register	MAC	RW		674
0x042A4	LINKS	Link Status Register	MAC	RO		676
0x04324	LINKS2	Link Status Register 2	MAC	RO		678
0x042A8	AUTOC2	Auto-Negotiation Control 2 Register	MAC	RW		679
0x042B0	ANLP1	Auto-Negotiation Link Partner Link Control Word 1 Register	MAC	RO		679
0x042B4	ANLP2	Auto-Negotiation Link Partner Link Control Word 2 Register	MAC	RO		680



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x042D0	MMNGC	MAC Manageability Control Register	MAC	RO		680
0x042D4	ANLPNP1	Auto-Negotiation Link Partner Next Page 1 register	MAC	RO		680
0x042D8	ANLPNP2	Auto-Negotiation Link Partner Next Page 2 register	MAC	RO		681
0x042E0	KRPCSFC	KR PCS and FEC Control Register	MAC	RW		681
0x042E4	KRPCSS	KR PCS Status Register	MAC	RO		682
0x042E8	FECS1	FEC Status 1 Register	MAC	RC		684
0x042EC	FECS2	FEC Status 2 Register	MAC	RC		684
0x014F00	CoreCTL	Core Analog Configuration Register	MAC	RW		684
0x014F10	SMADARCTL	Core Common Configuration Register	MAC	RW		685
0x04294	MFLCN	MFLCN MAC Flow Control Register		RW		685
0x04314	SGMIIC	SGMII Control Register	MAC	RW		686
Statistic Registers	-1		l	l		
0x04000	CRCERRS	CRC Error Count	STAT	RC		687
0x04004	ILLERRC	Illegal Byte Error Count	STAT	RC		687
0x04008	ERRBC	Error Byte Count	STAT	RC		688
0x04034	MLFC	MAC Local Fault Count	STAT	RC		688
0x04038	MRFC	MAC Remote Fault Count	STAT	RC		688
0x04040	RLEC	Receive Length Error Count	STAT	RC		688
0x08780	SSVPC	Switch Security Violation Packet Count	DMA-Tx	RC		688
0x041A4	LXONRXCNT	Link XON Received Count	STAT	RC		689
0x041A8	LXOFFRXCNT	DFFRXCNT Link XOFF Received Count STAT		RC		689
0x04140+4*n, n=07	PXONRXCNT[n]	Priority XON Received Count	STAT	RC		690
0x04160+4*n, n=07	PXOFFRXCNT[n]	Priority XOFF Received Count	STAT	RC		690
0x0405C	PRC64	Packets Received [64 Bytes] Count	STAT	RW		690



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x04060	PRC127	Packets Received [65–127 Bytes] Count	STAT	RW		691
0x04064	PRC255	Packets Received [128–255 Bytes] Count	STAT	RW		691
0x04068	PRC511	Packets Received [256–511 Bytes] Count	STAT	RW		691
0x0406C	PRC1023	Packets Received [512–1023 Bytes] Count	STAT	RW		691
0x04070	PRC1522	Packets Received [1024 to Max Bytes] Count	STAT	RW		692
0x04078	BPRC	Broadcast Packets Received Count	STAT	RC		692
0x0407C	MPRC	Multicast Packets Received Count	STAT	RC		692
0x04074	GPRC	Good Packets Received Count	STAT	RC		692
0x04088	GORCL	Good Octets Received Count Low	STAT	RC		693
0x0408C	GORCH	Good Octets Received Count High	STAT	RC		693
0x041B0	RXNFGPC	Good Rx Non-Filtered Packet Counter	STAT	RC		693
0x041B4	RXNFGBCL	Good Rx Non-Filter Byte Counter Low	STAT	RC		693
0x041B8	RXNFGBCH	Good Rx Non-Filter Byte Counter High	STAT	RC		693
0x02F50	RXDGPC	DMA Good Rx Packet Counter	DMA-Rx	RC		694
0x02F54	RXDGBCL	DMA Good Rx Byte Counter Low	DMA-Rx	RC		694
0x02F58	RXDGBCH	DMA Good Rx Byte Counter High	DMA-Rx	RC		694
0x02F5C	RXDDPC	DMA Duplicated Good Rx Packet Counter	DMA-Rx	RC		694
0x02F60	RXDDBCL	DMA Duplicated Good Rx Byte Counter Low	DMA-Rx	RC		694
0x02F64	RXDDBCH	DMA Duplicated Good Rx Byte Counter High	DMA-Rx	RC		695
0x02F68	RXLPBKPC	DMA Good Rx LPBK Packet Counter	DMA-Rx	RC		695

331520-004



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x02F6C	RXLPBKBCL	DMA Good Rx LPBK Byte Counter Low	DMA-Rx	RC		695
0x02F70	RXLPBKBCH	DMA Good Rx LPBK Byte Counter High	DMA-Rx	RC		695
0x02F74	RXDLPBKPC	DMA Duplicated Good Rx LPBK Packet Counter	DMA-Rx	RC		696
0x02F78	RXDLPBKBCL	DMA Duplicated Good Rx LPBK Byte Counter Low	DMA-Rx	RC		696
0x02F7C	RXDLPBKBCH	DMA Duplicated Good Rx LPBK Byte Counter High	DMA-Rx	RC		696
0x04080	GPTC	Good Packets Transmitted Count	STAT	RO		696
0x04090	GOTCL	Good Octets Transmitted Count Low	STAT	RC		696
0x04094	GOTCH	Good Octets Transmitted Count High	STAT	RC		697
0x087A0	TXDGPC	DMA Good Tx Packet Counter	DMA-Tx	RC		697
0x087A4	TXDGBCL	DMA Good Tx Byte Counter Low	DMA-Tx	RC		697
0x087A8	TXDGBCH	DMA Good Tx Byte Counter High	DMA-Tx	RC		697
0x040A4	RUC	Receive Undersize Count	STAT	RC		697
0x040A8	RFC	Receive Fragment Count	STAT	RC		698
0x040AC	ROC	Receive Oversize Count	STAT	RC		698
0x040B0	RJC	Receive Jabber Count	STAT	RC		698
0x040B4	MNGPRC	Management Packets Received Count	STAT	RO		698
0x040B8	MNGPDC	Management Packets Dropped Count	STAT	RO		698
0x040C0	TORL	Total Octets Received	STAT	RC		699
0x040C4	TORH	Total Octets Received	STAT	RC		699
0x040D0	TPR	Total Packets Received	STAT	RC		699
0x040D4	TPT	Total Packets Transmitted	STAT	RC		699
0x040D8	PTC64	Packets Transmitted (64 Bytes) Count	STAT	RC		700



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x040DC	PTC127	Packets Transmitted [65–127 Bytes] Count	STAT	RC		700
0x040E0	PTC255	Packets Transmitted [128–255 Bytes] Count	STAT	RC		700
0x040E4	PTC511	Packets Transmitted [256–511 Bytes] Count	STAT	RC		700
0x040E8	PTC1023	Packets Transmitted [512–1023 Bytes] Count	STAT	RC		701
0x040EC	PTC1522	Packets Transmitted [Greater than 1024 Bytes] Count	STAT	RC		701
0x040F0	МРТС	Multicast Packets Transmitted Count	STAT	RC		701
0x040F4	ВРТС	Broadcast Packets Transmitted Count	STAT	RC		701
0x04010	MSPDC	MAC short Packet Discard Count	STAT	RC		702
0x04120	XEC	XSUM Error Count	STAT	RC		702
0x02300+4*n, n=031	RQSMR[n]	Receive Queue Statistic Mapping Registers	DMA-Rx	RW		702
0x02F40	RXDSTATCTRL	Rx DMA Statistic Counter Control	DMA-Tx	RW		703
0x08600+4*n, n=031 / 0x07300+4*n, n=07	TQSM[n]	Transmit Queue Statistic Mapping Registers	DMA-Tx	RW		703
0x01030+0x40*n, n=015	QPRC[n]	Queue Packets Received Count	DMA-Rx	RC		704
0x01430+0x40*n, n=015	QPRDC[n]	Queue Packets Received Drop Count	DMA-Rx	RC		704
0x1034+0x40*n, n=015	QBRC_L[n]	Queue Bytes Received Count Low	DMA-Rx	RC		704
0x1038+0x40*n, n=015	QBRC_H[n]	Queue Bytes Received Count High	DMA-Rx	RC		704
0x08680+0x4*n, n=015 / 0x06030+0x40*n, n=015	QPTC	Queue Packets Transmitted Count	DMA-Tx	RC		704
0x08700+0x8*n, n=015	QBTC_L[n]	Queue Bytes Transmitted Count Low	DMA-Tx	RC		705
0x08704+0x8*n, n=015	QBTC_H[n]	Queue Bytes Transmitted Count High	DMA-Tx	RC		705
0x05118	FCCRC	FC CRC Error Count	Rx-Filter	RC		705
0x0241C	FCOERPDC	FCoE Rx Packets Dropped Count	DMA-Rx	RC		706



**Table 8-2** Register Summary (Continued)

		T				
Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x02424	FCLAST	FC Last Error Count	DMA-Rx	RC		706
0x02428	FCOEPRC	FCoE Packets Received Count	DMA-Rx	RC		706
0x0242C	FCOEDWRC	FCOE DWord Received Count	DMA-Rx	RC		706
0x08784	FCOEPTC	FCoE Packets Transmitted Count	DMA-Tx	RC		706
0x08788	FCOEDWTC	FCoE DWord Transmitted Count	DMA-Tx	RC		707
Wake-Up Control Registers		1	l .	<u> </u>	-I	
0x05800	WUC	Wake Up Control Register	Rx-Filter	RW		708
0x05808	WUFC	Wake Up Filter Control Register	Rx-Filter	RW		708
0x5838	IPAV	IP Address Valid	Rx-Filter	RW		709
0x05840+8*n, n = 03	IP4AT[n]	IPv4 Address Table	Rx-Filter	RW		710
0x05880+4*n, n = 03	IP6AT[n]	IPv6 Address Table	Rx-Filter	RW		710
0x05900	WUPL	Wake Up Packet Length	Rx-Filter	RO		710
0x05A00+4*n, n=031	WUPM[n]	Wake Up Packet Memory (128 Bytes)	Rx-Filter	RO		710
0x09000 — 0x093FC, 0x09800 — 0x099FC	FHFT	Flexible Host Filter Table registers	Rx-Filter	RW		710
Management Filters Registe	ers		•		•	
0x5010 +4*n, n=07	MAVTV[n]	Management VLAN TAG Value	Rx-Filter	RW		712
0x5030+4*n, n=07	MFUTP[n]	Management Flex UDP/TCP Ports	Rx-Filter	RW		712
0x05190+4*n, n=03	METF[n]	Management Ethernet Type Filters	Rx-Filter	RW		713
0x05820	MANC	Management Control Register	Rx-Filter	RW		713
0x5824	MFVAL	Manageability Filters Valid	Rx-Filter	RW		714
0x5860	MANC2H	Management Control To Host Register	Rx-Filter	RW		714
0x5890+4*n, n=07	MDEF[n]	Manageability Decision Filters	Rx-Filter	RW		715
0x05160+4*n, n=07	MDEF_EXT[n]	Manageability Decision Filters	Rx-Filter	RW		716
0x58B0+0x10*m+4*n, m=03, n=03	MIPAF	Manageability IP Address Filter	Rx-Filter	RW		716
	•	•			•	•



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x5910+8*n, n=03	MMAL[n]	Manageability Ethernet MAC Address Low	Rx-Filter	RW		717
0x5914+8*n, n=03	MMAH[n]	Manageability Ethernet MAC Address High	Rx-Filter	RW		717
0x09400-0x097FC	FTFT	Flexible TCO Filter Table registers	Rx-Filter	RW		717
0x015F14	LSWFW	LinkSec SW/FW Interface	MNG	RO		718
Time Sync (IEEE 1588) Re	gisters					
0x05188	TSYNCRXCTL	Rx Time Sync Control Register	Rx-Filter	RW		720
0x051E8	RXSTMPL	Rx Timestamp Low	Rx-Filter	RO		720
0x051A4	RXSTMPH	Rx Timestamp High	Rx-Filter	RO		720
0x051A0	RXSATRL	Rx Timestamp Attributes Low	Rx-Filter	RO		721
0x051A8	RXSATRH	Rx Timestamp Attributes High	Rx-Filter	RO		721
0x05120	RXMTRL	Rx Message Type Register Low	Rx-Filter	RW		721
0x08C00	TSYNCTXCTL	Tx Time Sync Control Register	SEC-Tx	RW		721
0x08C04	TXSTMPL	Tx Timestamp Value Low	SEC-Tx	RO		722
0x08C08	TXSTMPH	Tx Timestamp Value High	SEC-Tx	RO		722
0x08C0C	SYSTIML	System Time Register Low	SEC-Tx	RW		722
0x08C10	SYSTIMH	System Time Register High	SEC-Tx	RW		722
0x08C14	TIMINCA	Increment Attributes Register	SEC-Tx	RW		722
0x08C18	TIMADJL	Time Adjustment Offset Register low	SEC-Tx	RW		723
0x08C1C	TIMADJH	Time Adjustment Offset Register High	SEC-Tx	RW		723
0x08C20	TSAUXC	TimeSync Auxiliary Control Register	SEC-Tx	RW		723
0x08C24	TRGTTIML0	Target Time Register 0 Low	SEC-Tx	RW		724
0x08C28	TRGTTIMH0	Target Time Register 0 High	SEC-Tx	RW		724
0x08C2C	TRGTTIML1	Target Time Register 1 Low	SEC-Tx	RW		724
0x08C30	TRGTTIMH1	Target Time Register 1 High	SEC-Tx	RW		724



**Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x08C3C	AUXSTMPL0	Auxiliary Time Stamp 0 Register low	SEC-Tx RC			725
0x08C40	AUXSTMPH0	Auxiliary Time Stamp 0 Register high	SEC-Tx	RO		725
0x08C44	AUXSTMPL1	Auxiliary Time Stamp 1 Register low	SEC-Tx	RO		725
0x08C48	AUXSTMPH1	Auxiliary Time Stamp 1 Register high	SEC-Tx	RO		725
Virtualization PF Registers						
0x051B0	PFVTCTL	PF Virtual Control Register	Rx-Filter	RW		726
0x04B00+4*n, n=063	PFMailbox[n]	PF Mailbox	Target	RW		726
0x00710+4*n, n=03	PFMBICR[n]	PF Mailbox Interrupt Causes Register	Target	RW1C		727
0x00720+4*n, n=01	PFMBIMR[n]	PF Mailbox Interrupt Mask Register	Target RW			727
0x00600, 0x001C0	PFVFLRE[n]	PF VFLR Events Indication	Target	RO		727
0x00700+4*n, n=01	PFVFLREC[n]	PF VFLR Events Clear	Target	W1C		728
0x051E0+4*n, n=01	PFVFRE[n]	PF VF Receive Enable		RW		728
0x08110+4*n, n=01	PFVFTE[n]	PF VF Transmit Enable	DMA-Tx	RW		728
0x02F04	PFQDE	PF Queue Drop Enable Register	DMA-Rx	RW		728
0x05180+4 *n, n=01	PFVMTXSW[n]	PF VM Tx Switch Loopback Enable	Rx-Filter	RW		729
0x08200+4*n, n=07	PFVFSPOOF[n]	PF VF Anti Spoof Control	DMA-Tx	RW		729
0x08220	PFDTXGSWC	PF DMA Tx General Switch Control	DMA-Tx	RW		729
0x08000+4*n, n=063	PFVMVIR[n]	PF VM VLAN Insert Register	DMA-Tx	RW		730
0x0F000+4*n, n=063	PFVML2FLT[n]	PF VM L2 Control Register	Rx-Filter RW			730
0x0F100+4*n, n=063	PFVLVF[n]	PF VM VLAN Pool Filter	Rx-Filter RW			730
0x0F200+4*n, n=0127	PFVLVFB[n]	PF VM VLAN Pool Filter Bitmap	Rx-Filter RW			731
0x0F400+4*n, n=0127	PFUTA[n]	PF Unicast Table Array	Rx-Filter RW			731
0x0F600+4*n, n= 03	PFMRCTL[n]	PF Mirror Rule Control	Rx-Filter	RW		732



#### **Table 8-2** Register Summary (Continued)

Offset / Alias Offset	Abbreviation	Name	Block	RW	Reset Source	Page
0x0F610+4*n, n= 07	PFMRVLAN[n]	PF Mirror Rule VLAN	Rx-Filter	RW		732
0x0F630+4*n, n= 07	PFMRVM[n]	PF Mirror Rule Pool	Rx-Filter	RW		732

Note:

 $(\mbox{*})$  The MAC Manageability Control Register is read only to the host and read/write to manageability.



## 8.2.3 Detailed Register Descriptions — PF

#### **8.2.3.1** General Control Registers

# 8.2.3.1.1 Device Control Register — CTRL (0x00000 / 0x00004; RW)

CTRL is also mapped to address 0x00004 to maintain compatibility with previous devices.

Field	Bit(s)	Init Val	Description
Reserved	1:0	0b	Reserved. Write as 0b for future compatibility.
PCIe Master Disable	2	0b	When set, the 82599 blocks new master requests, including manageability requests, by using this function. Once no master requests are pending by using this function, the <i>PCIe Master Enable Status</i> bit is cleared.
LRST	3	Ob	Link Reset.  This bit performs a reset of the MAC, PCS, and auto negotiation functions and the entire Intel <sup>®</sup> 82599 10 GbE Controller (software reset) resulting in a state nearly approximating the state following a power-up reset or internal PCIe reset, except for the system PCI configuration. Normally 0b, writing 1b initiates the reset. This bit is self-clearing. Also referred to as MAC reset.
Reserved	25:4	0b	Reserved.
RST	26	0b	Device Reset.  This bit performs a complete reset of the 82599, resulting in a state nearly approximating the state following a power-up reset or internal PCIe reset, except for the system PCI configuration. Normally 0b, writing 1b initiates the reset. This bit is self-clearing. Also referred to as a software reset or global reset.
Reserved	31:27	0x0	Reserved.

LRST and RST can be used to globally reset the entire  $Intel^{\circledR}$  82599 10 GbE Controller. This register is provided primarily as a last-ditch software mechanism to recover from an indeterminate or suspected hung hardware state. Most registers (receive, transmit, interrupt, statistics, etc.) and state machines are set to their power-on reset values, approximating the state following a power-on or PCI reset. However, PCIe Configuration registers are not reset, thereby leaving the 82599 mapped into system memory space and accessible by a software device driver.

To ensure that a global device reset has fully completed and that the 82599 responds to subsequent accesses, programmers must wait approximately 1 ms after setting before attempting to check if the bit has cleared or to access (read or write) any other device register.



## 8.2.3.1.2 Device Status Register — STATUS (0x00008; RO)

Field	Bit(s)	Init Val	Description
Reserved	1:0	0b	Reserved.
LAN ID	3:2	0b	LAN ID.  Provides software a mechanism to determine the device LAN identifier for this MAC.  Read as: [0,0] LAN 0, [0,1] LAN 1.
Reserved	6:4	0b	Reserved.
LinkUp	7	0b	Linkup Status Indication.  This bit is Read/Write, and is useful for IOV mode. The PF software driver sets it according to Links register and PHY state. It is reflected in the VFSTATUS register indicating linkup to the VF drivers.
Reserved	9:8	0b	Reserved.
Num VFs	17:10	0x0	The Num VFs field reflects the value of the Num VFs in the IOV capability structure Note: Bit 17 is always 0b.
IOV Active	18	0b	The IO Active bit, reflects the value of the VF Enable (VFE) bit in the IOV Control/Status register.
PCIe Master Enable Status	19	1b	This is a status bit of the appropriate CTRL.PCIe <i>Master Disable</i> bit.  0b = Associated LAN function does not issue any master request and all previously issued requests are complete.  1b = Associated LAN function can issue master requests.
Reserved	31:20	0b	Reserved. Reads as 0b.

# 8.2.3.1.3 Extended Device Control Register — CTRL\_EXT (0x00018; RW)

Field	Bit(s)	Init Val	Description
Reserved	13:0	0x0	Reserved.
PFRSTD (SC)	14	0b	PF Reset Done. When set, the RSTI bit in all the VFMailbox registers are cleared and the RSTD bit in all the VFMailbox regs is set.
Reserved	15	0b	Reserved.
NS_DIS	16	0b	No Snoop Disable.  When set to 1b, the 82599 does not set the no snoop attribute in any PCIe packet, independent of PCIe configuration and the setting of individual no snoop enable bits. When set to 0b, behavior of no snoop is determined by PCIe configuration and the setting of individual no snoop enable bits.  Note: If legacy descriptors are used, this bit should be set to 1b.  This bit must be set during Rx flow initialization for proper device operation.

331520-004



Field	Bit(s)	Init Val	Description
RO_DIS	17	Ob	Relaxed Ordering Disable.  When set to 1b, the device does not request any relaxed ordering transactions. When this bit is cleared and the <i>Enable Relaxed Ordering</i> bit in the Device Control register is set, the device requests relaxed ordering transactions per queues as configured in the DCA_RXCTRL[n] and DCA_TXCTRL[n] registers.
Reserved	25:18	0b	Reserved.
Extended VLAN	26	ОЬ	Extended VLAN.  When set, all incoming Rx packets are expected to have at least one VLAN with the Ether type as defined in EXVET register. The packets can have an inner-VLAN that should be used for all filtering purposes. All Tx packets are expected to have at least one VLAN added to them by the host. In the case of an additional VLAN request (VLE), the inner-VLAN is added by the hardware after the outer-VLAN is added by the host. This bit should only be reset by a PCIe reset and should only be changed while Tx and Rx processes are stopped.  The exception to this rule are MAC control packets such as flow control, 802.1x, LACP, etc. that never carry a VLAN tag of any type.
Reserved	27	0b	Reserved.
DRV_LOAD	28	0b	Driver loaded and the corresponding network interface is enabled.  This bit should be set by the software device driver after it was loaded and cleared when it unloads or at PCIe soft reset. The Manageability Controller (MC) loads this bit as an indication that the driver successfully loaded to it.
Reserved	31:29	0b	Reserved.

#### 8.2.3.1.4 Extended SDP Control - ESDP (0x00020; RW)

This register is initialized only at LAN Power Good preserving the SDP states across software and PCIe resets. Some specific I/O pins are initialized in other resets in native mode as expected for the specific behavior and described explicitly as follows.

Field	Bit(s)	Init Val	Description
SDP0_DATA	0	0b <sup>1</sup>	SDP0 Data Value.  Used to read (write) a value of the software-controlled I/O pin SDP0. If SDP0 is configured as an output (SDP0_IODIR = 1b), this bit controls the value driven on the pin. If SDP0 is configured as an input, all reads return the current value of the pin.
SDP1_DATA	1	0b <sup>1</sup>	SDP1 Data Value.  Used to read (write) a value of the software-controlled I/O pin SDP1. If SDP1 is configured as an output (SDP1_IODIR = 1b), this bit controls the value driven on the pin. If SDP1 is configured as an input, all reads return the current value of the pin.
SDP2_DATA	2	0b <sup>1</sup>	SDP2 Data Value.  Used to read (write) a value of software-controlled I/O pin SDP2. If SDP2 is configured as an output (SDP2_IODIR = 1b), this bit controls the value driven on the pin. If SDP2 is configured as an input, all reads return the current value of the pin.



Field	Bit(s)	Init Val	Description
SDP3_DATA	3	0b <sup>1</sup>	SDP3 Data Value.  Used to read (write) a value of the software-controlled I/O pin SDP3. If SDP3 is configured as an output (SDP3_IODIR = 1b), this bit controls the value driven on the pin. If SDP3 is configured as an input, all reads return the current value of the pin.
SDP4_DATA <sup>2</sup>	4	0b	SDP4 Data Value.  Used to read (write) a value of the software-controlled I/O pin SDP4. If SDP4 is configured as an output (SDP4_IODIR = 1b), this bit controls the value driven on the pin. If SDP4 is configured as an input, all reads return the current value of the pin.
SDP5_DATA	5	0b	SDP5 Data Value.  Used to read (write) a value of the software-controlled I/O pin SDP5. If SDP5 is configured as an output (SDP5_IODIR = 1b), this bit controls the value driven on the pin. If SDP5 is configured as an input, all reads return the current value of the pin.
SDP6_DATA	6	0b	SDP6 Data Value.  Used to read (write) a value of the software-controlled I/O pin SDP6. If SDP6 is configured as an output (SDP6_IODIR = 1b), this bit controls the value driven on the pin. If SDP6 is configured as an input, all reads return the current value of the pin.
SDP7_DATA	7	0b	SDP7 Data Value.  Used to read (write) a value of the software-controlled I/O pin SDP7. If SDP7 is configured as an output (SDP7_IODIR = 1b), this bit controls the value driven on the pin. If SDP7 is configured as an input, all reads return the current value of the pin.
SDP0_IODIR	8	0b <sup>1</sup>	SDP0 Pin Directionality.  Controls whether or not software-controlled pin SDP0 is configured as an input or output.  0b = Input 1b = Output
SDP1_IODIR	9	0b <sup>1</sup>	SDP1 Pin Directionality.  Controls whether or not software-controlled pin SDP1 is configured as an input or output.  0b = Input 1b = Output
SDP2_IODIR	10	0b <sup>1</sup>	SDP2 Pin Directionality. Controls whether or not software-controlled pin SDP2 is configured as an input or output.  0b = Input 1b = Output
SDP3_IODIR	11	0b <sup>1</sup>	SDP3 Pin Directionality. Controls whether or not software-controlled pin SDP3 is configured as an input or output.  0b = Input 1b = Output
SDP4_IODIR <sup>2</sup>	12	0b	SDP4 Pin Directionality. Controls whether or not software-controlled pin SDP4 is configured as an input or output.  0b = Input 1b = Output

331520-004