

| Field | Bit(s) | Init Val | Description |
|---------|--------|----------|---|
| Drop_En | 28 | 0b | Drop Enabled. If set to 1b, packets received to the queue when no descriptors are available to store them are dropped. |
| Rsv | 31:29 | 000b | Reserved. Should be written with 000b to ensure future compatibility. |

Note: BSIZEHEADER must be bigger than zero if DESCTYPE is equal to 010b, 011b, 100b or 101b.

8.2.3.8.8 Receive DMA Control Register — RDRXCTL (0x02F00; RW)

| Field | Bit(s) | Init Val | Description |
|-------------|--------|----------|--|
| CRCStrip | 1 | 0 | Rx CRC Strip indication to the Rx DMA unit. This bit must be set the same as HLREGO.RXCRCSTRP. 0b = No CRC Strip by HW (Default). 1b = Strip CRC by HW. |
| Reserved | 2 | 0 | Reserved. |
| DMAIDONE | 3 | 0b | DMA Init Done. When read as 1b, indicates that the DMA initialization cycle is done (RO). |
| Reserved | 16:4 | 0x0880 | Reserved. |
| RSCFRSTSIZE | 21:17 | 0x8 | Defines a minimum packet size (after VLAN stripping, if applicable) for a packet with a payload that can open a new RSC (in units of 16 byte.). See RSCDBU.RSCACKDIS for packets without payload. Note: RSCFRSTSIZE is reserved for internal use. Software should set this field to 0x0. |
| Reserved | 24:22 | 000b | Reserved. |
| RSCACKC | 25 | 0ь | RSC Coalescing on ACK Change. When set, an active RSC completes when the ACK bit in the Rx packet is different than the ACK bit in the RSC context. When cleared, an active RSC completes only when the ACK bit in the Rx packet is cleared while the ACK bit in the RSC context is set. Note: RSCACKC is reserved for internal use. Software should set this bit to 1b. |
| FCOE_WRFIX | 26 | 0b | FCoE Write Exchange Fix. When set, DDP context of FC write exchange is closed following a reception of a last packet in a sequence with an active Sequence Initiative bit in the F_CTL field. When cleared, the DDP context is not closed. Note: FCOE_WRFIX is reserved for internal use. Software should set this bit to 1b. |
| Reserved | 31:27 | 0 | Reserved. |



8.2.3.8.9 Receive Packet Buffer Size — RXPBSIZE[n] (0x03C00 + 4*n, n=0...7; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| Reserved | 9:0 | 0x0 | Reserved. |
| SIZE | 19:10 | 0x200 | Receive Packet Buffer Size for traffic class 'n' while 'n' is the register index. The size is defined in KB units and the default size of PB[0] is 512 KB. The default size of PB[1-7] is also 512 KB but it is meaningless in non-DCB mode. When DCB mode is enabled the size of PB[1-7] must be set to meaningful values. The total meaningful allocated PB sizes plus the size allocated to the flow director filters should be less or equal to 512 KB. Possible PB allocation in DCB mode for 8 x TCs is 0x40 (64 KB) for all PBs. Other possible setting of 4 x TCs is 0x80 (128 KB) for all PB[0-3] and 0x0 for PB[4-7]. See Section 3.7.7.3.5 for other optional settings with/without the flow director filters Note: In any setting the RXPBSIZE[0] must always be enabled (greater than zero). |
| Reserved | 31:20 | 0x0 | Reserved. |

8.2.3.8.10 Receive Control Register — RXCTRL (0x03000; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| RXEN | 0 | 0b | Receive Enable. When set to 0b, filter inputs to the packet buffer are ignored. |
| Reserved | 31:1 | 0x0 | Reserved |

8.2.3.8.11 Rx Packet Buffer Flush Detect — RXMEMWRAP (0x03190; RO)

This register is used by software as part of a queue disable procedure (described in Section 4.6.7.1)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| TC0Wrap | 2:0 | 000b | Packet Buffer 0 Wrap Around Counter. A 3-bit counter that increments on each full cycle through the buffer. Once reaching 111b, the counter warps around to 000b on the next count. |
| TC0Empty | 3 | 1b | Packet Buffer 0 Empty 0b = Packet buffer is not empty. 1b = Packet buffer is empty. |
| TC1Wrap | 6:4 | 000b | Packet Buffer 1 Wrap Around Counter. A 3-bit counter that increments on each full cycle through the buffer. Once reaching 111b, the counter warps around to 000b on the next count. |
| TC1Empty | 7 | 1b | Packet Buffer 1 Empty 0b = Packet buffer is not empty. 1b = Packet buffer is empty. |



| Field | Bit(s) | Init Val | Description | |
|----------|--------|----------|--|--|
| TC2Wrap | 10:8 | 000b | Packet Buffer 2 Wrap Around Counter. A 3-bit counter that increments on each full cycle through the buffer. Once reaching 111b, the counter warps around to 000b on the next count. | |
| TC2Empty | 11 | 1b | Packet Buffer 2 Empty 0b = Packet buffer is not empty. 1b = Packet buffer is empty. | |
| TC3Wrap | 14:12 | 000b | Packet Buffer 3 Wrap Around Counter. A 3-bit counter that increments on each full cycle through the buffer. Once reaching 111b, the counter warps around to 000b on the next count. | |
| TC3Empty | 15 | 1b | Packet Buffer 3 Empty 0b = Packet buffer is not empty. 1b = Packet buffer is empty. | |
| TC4Wrap | 18:16 | 000Ь | Packet Buffer 4 Wrap Around Counter. A 3-bit counter that increments on each full cycle through the buffer. Once reaching 111b, the counter warps around to 000b on the next count. | |
| TC4Empty | 19 | 1b | Packet Buffer 4 Empty 0b = Packet buffer is not empty. 1b = Packet buffer is empty. | |
| TC5Wrap | 22:20 | 000b | Packet Buffer 5 Wrap Around Counter. A 3-bit counter that increments on each full cycle through the buffer. Once reaching 111b, the counter warps around to 000b on the next count. | |
| TC5Empty | 23 | 1b | Packet Buffer 5 Empty 0b = Packet buffer is not empty. 1b = Packet buffer is empty. | |
| TC6Wrap | 26:24 | 000b | Packet Buffer 6 Wrap Around Counter. A 3-bit counter that increments on each full cycle through the buffer. Once reaching 111b, the counter warps around to 000b on the next count. | |
| TC6Empty | 27 | 1b | Packet Buffer 6 Empty Ob = Packet buffer is not empty. 1b = Packet buffer is empty. | |
| TC7Wrap | 30:28 | 000Ь | Packet Buffer 7 Wrap Around Counter. A 3-bit counter that increments on each full cycle through the buffer. Once reaching 111b, the counter warps around to 000b on the next count. | |
| TC7Empty | 31 | 1b | Packet Buffer 7 Empty 0b = Packet buffer is not empty. 1b = Packet buffer is empty. | |



8.2.3.8.12 RSC Data Buffer Control Register — RSCDBU (0x03028; RW)

| Field | Bit(s) | Init Val | Description |
|-----------|--------|----------|--|
| Reserved | 6:0 | 0x20 | Reserved. |
| RSCACKDIS | 7 | 0b | Disable RSC for ACK Packets. disables the coalescing of TCP packets without TCP payload. This bit should be set if performance problems are found. |
| Reserved | 31:8 | 0x0 | Reserved. |

8.2.3.8.13 RSC Control — RSCCTL[n] (0x0102C + 0x40*n, n=0...63 and 0x0D02C + 0x40*(n-64), n=64...127; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| RSCEN | 0 | 0b | RSC Enable. When the RSCEN bit is set, RSC is enabled on this queue. |
| Reserved | 1 | 0b | Reserved |
| MAXDESC | 3:2 | 00Ь | Maximum descriptors per Large receive as follow: 00b = Maximum of 1 descriptor per large receive. 01b = Maximum of 4 descriptors per large receive. 10b = Maximum of 8 descriptors per large receive. 11b = Maximum of 16 descriptors per large receive. Note: MAXDESC * SRRCTL.BSIZEPKT must not exceed 64 KB minus one, which is the maximum total length in the IP header and must be larger than the expected received MSS. |
| Reserved | 31:4 | 0x0 | Reserved. |



8.2.3.9 Transmit Registers

8.2.3.9.1 DMA Tx TCP Max Allow Size Requests — DTXMXSZRQ (0x08100; RW)

This register limits the total number of data bytes that may be in outstanding PCIe requests from the host memory. This allows requests to send low latency packets to be serviced in a timely manner, as this request will be serviced right after the current outstanding requests are completed.

| Field | Bit(s) | Init Val | Description |
|-------------------|--------|----------|--|
| Max_bytes_num_req | 11:0 | 0x10 | Max allowed number of bytes requests. The maximum allowed amount of 256 bytes outstanding requests. If the total size request is higher than the amount in the field no arbitration is done and no new packet is requested. |
| Reserved | 31:12 | 0x0 | Reserved. |

8.2.3.9.2 DMA Tx Control — DMATXCTL (0x04A80; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| TE | 0 | 0b | Transmit Enable. When set, this bit enables the transmit operation of the DMA-Tx. |
| Reserved | 1 | 0b | Reserved. |
| Reserved | 2 | 1b | Reserved. |
| GDV | 3 | 0b | Global Double VLAN Mode. When set, this bit enables the Double VLAN mode. |
| Reserved | 15:4 | 0x0 | Reserved. |
| VT | 31:16 | 0x8100 | VLAN Ether-Type (the VLAN Tag Protocol Identifier — TPID). For proper operation, software must not change the default setting of this field (802.3ac standard defines it as 0x8100). This field must be set to the same value as the VET field in the VLNCTRL register. |



8.2.3.9.3 DMA Tx TCP Flags Control Low — DTXTCPFLGL (0x04A88; RW)

This register holds the mask bits for the TCP flags in Tx segmentation (described in Section 7.2.4.7.1 and Section 7.2.4.7.2).

| Field | Bit(s) | Init Val | Description |
|-------------------|--------|----------|--|
| TCP_flg_first_seg | 11:0 | 0xFF6 | TCP Flags First Segment. Bits that make AND operation with the TCP flags at TCP header in the first segment. |
| Reserved | 15:12 | 0x0 | Reserved. |
| TCP_Flg_mid_seg | 27:16 | 0xFF6 | TCP Flags Middle Segments. The low bits that make AND operation with the TCP flags at TCP header in the middle segments. |
| Reserved | 31:28 | 0x0 | Reserved. |

8.2.3.9.4 DMA Tx TCP Flags Control High- DTXTCPFLGH (0x04A8C; RW)

This register holds the mask bits for the TCP flags in Tx segmentation (described in Section 7.2.4.7.3).

| Field | Bit(s) | Init Val | Description |
|-----------------|--------|----------|---|
| TCP_Flg_lst_seg | 11:0 | 0xF7F | TCP Flags Last Segment. Bits that make AND operation with the TCP flags at TCP header in the last segment. |
| Reserved | 31:12 | 0x0 | Reserved. |

8.2.3.9.5 Transmit Descriptor Base Address Low — TDBAL[n] (0x06000+0x40*n, n=0...127; RW)

| Field | Bit(s) | Init Val | Description |
|-------|--------|----------|---|
| 0 | 6:0 | 0b | Ignored on writes. Returns 0b on reads. |
| TDBAL | 31:7 | Х | Transmit Descriptor Base Address Low. |

This register contains the lower bits of the 64-bit descriptor base address. The lower seven bits are ignored. The Transmit Descriptor Base Address must point to a 128 byte-aligned block of data.



8.2.3.9.6 Transmit Descriptor Base Address High — TDBAH[n] (0x06004+0x40*n, n=0...127; RW)

| Field | Bit(s) | Init Val | Description |
|-------|--------|----------|---|
| TDBAH | 31:0 | Х | Transmit Descriptor Base Address [63:32]. |

This register contains the upper 32 bits of the 64 bit Descriptor base address.

8.2.3.9.7 Transmit Descriptor Length — TDLEN[n] (0x06008+0x40*n, n=0...127; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| LEN | 19:0 | 0x0 | Descriptor Ring Length. This register sets the number of bytes allocated for descriptors in the circular descriptor buffer. It must be 128byte-aligned (7 LS bit must be set to zero). Note: Validated Lengths up to 128K (8K descriptors). |
| Reserved | 31:20 | 0x0 | Reads as 0x0. Should be written to 0x0. |

8.2.3.9.8 Transmit Descriptor Head — TDH[n] (0x06010+0x40*n, n=0...127; RO)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---------------------------------------|
| TDH | 15:0 | 0x0 | Transmit Descriptor Head. |
| Reserved | 31:16 | 0x0 | Reserved. Should be written with 0x0. |

This register contains the head pointer for the transmit descriptor ring. It points to a 16-byte datum. Hardware controls this pointer.

The values in these registers might point to descriptors that are still not in the host memory. As a result, the host cannot rely on these values in order to determine which descriptor to release.

The only time that software should write to this register is after a reset (hardware reset or CTRL.RST) and before enabling the transmit function (TXDCTL.ENABLE). If software were to write to this register while the transmit function was enabled, the on-chip descriptor buffers might be invalidated and the hardware could become confused.



8.2.3.9.9 Transmit Descriptor Tail — TDT[n] (0x06018+0x40*n, n=0...127; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| TDT | 15:0 | 0x0 | Transmit Descriptor Tail. |
| Reserved | 31:16 | 0x0 | Reads as 0x0. Should be written to 0x0for future compatibility. |

This register contains the tail pointer for the transmit descriptor ring. It points to a 16-byte datum. Software writes the tail pointer to add more descriptors to the transmit ready queue. Hardware attempts to transmit all packets referenced by descriptors between head and tail.

8.2.3.9.10 Transmit Descriptor Control — TXDCTL[n] (0x06028+0x40*n, n=0...127; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| PTHRESH | 6:0 | 0x0 | Pre-Fetch Threshold Controls when a prefetch of descriptors is considered. This threshold refers to the number of valid, unprocessed transmit descriptors the 82599 has in its on-chip buffer. If this number drops below PTHRESH, the algorithm considers pre-fetching descriptors from host memory. However, this fetch does not happen unless there are at least HTHRESH valid descriptors in host memory to fetch. Note: HTHRESH should be given a non-zero value each time PTHRESH is used. |
| Rsv | 7 | 0x0 | Reserved. |
| HTHRESH | 14:8 | 0x0 | Host Threshold. |
| Rsv | 15 | 0x0 | Reserved. |
| WTHRESH | 22:16 | 0x0 | Write-Back Threshold. Controls the write-back of processed transmit descriptors. This threshold refers to the number of transmit descriptors in the on-chip buffer that are ready to be written back to host memory. In the absence of external events (explicit flushes), the write-back occurs only after at least WTHRESH descriptors are available for write-back. Note: Since the default value for write-back threshold is 0b, descriptors are normally written back as soon as they are processed. WTHRESH must be written to a non-zero value to take advantage of the write-back bursting capabilities of the 82599. Note: When WTHRESH is set to a non-zero value, the software driver should not set the RS bit in the Tx descriptors. When WTHRESH is set to zero the software device driver should set the RS bit in the Tx descriptors with the EOP bit set and at least once in the 40 descriptors. Note: When Head write-back is enabled (TDWBAL[n].Head_WB_En = 1b), the WTHRESH must be set to zero. |
| Reserved | 24:23 | 0x0 | Reserved. |



| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| ENABLE | 25 | Ob | Transmit Queue Enable. When set, this bit enables the operation of a specific transmit queue: Default value for all queues is 0b. Setting this bit initializes all the internal registers of a specific queue. Until then, the state of the queue is kept and can be used for debug purposes. When disabling a queue, this bit is cleared only after all activity at the queue stopped. Note: This bit is set only when the queue is enabled. Upon read – get the actual status of the queue (internal indication that the queue is actually enabled/disabled) Note: When setting the global Tx enable DMATXCTL.TE the ENABLE bit of Tx queue zero is enabled as well. |
| SWFLSH | 26 | 0b | Transmit Software Flush. This bit enables software to trigger descriptor write-back flushing, independently of other conditions. This bit is self cleared by hardware. |
| Reserved | 27 | 0b | Reserved. |
| Reserved | 28 | 0b | Reserved. |
| Reserved | 29 | 0b | Reserved. |
| Reserved | 31:30 | 0x0 | Reserved. |

This register controls the fetching and write-back of transmit descriptors. The three threshold values are used to determine when descriptors is read from and written to host memory.

Note: When WTHRESH = 0b only descriptors with the *RS* bit set are written back.

For PTHRESH and HTHRESH recommended setting please refer to Section 7.2.3.4.

8.2.3.9.11 Tx Descriptor Completion Write Back Address Low — TDWBAL[n] (0x06038+0x40*n, n=0...127; RW)

| Field | Bit(s) | Init Val | Description |
|------------|--------|----------|---|
| Head_WB_En | 0 | Ob | Head Write-Back Enable. 0b = Head write-back is disabled. 1b = Head write-back is enabled. When head_WB_en is set, the 82599 does not write-back Tx descriptors. |
| Reserved | 1 | 0 | Reserved. |
| HeadWB_Low | 31:2 | 0x0 | Lowest 32 bits of the head write-back memory location (Dword aligned). Last 2 bits of this field are ignored and are always read as 0.0, meaning that the actual address is Qword aligned. |



8.2.3.9.12 Tx Descriptor Completion Write Back Address High — TDWBAH[n] (0x0603C+0x40*n, n=0...127; RW)

| Field | Bit(s) | Init Val | Description |
|-------------|--------|----------|---|
| HeadWB_High | 31:0 | 0x0 | Highest 32 bits of head write-back memory location (for 64-bit addressing). |

8.2.3.9.13 Transmit Packet Buffer Size — TXPBSIZE[n] (0x0CC00 + 0x4*n, n=0...7; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|------------------|--|
| Reserved | 9:0 | 0x0 | Reserved. |
| SIZE | 19:10 | 0xA0 (160 KB) | Transmit packet buffer size of TCn. At default setting (no DCB) only packet buffer 0 is enabled and TXPBSIZE values for TC 1-7 are meaningless. Other than the default configuration the 82599 supports partitioned configurations when DCB is enabled. Symmetrical 8 TCs partitioning: 0x14 (20KB) for TXPBSIZE[07]. Symmetrical 4 TCs partitioning: 0x28 (40KB) for TXPBSIZE[03] and 0x0 (0KB) for TXPBSIZE[47]. Non-symmetrical partitioning are supported as well. In order to enable wire speed transmission it is recommended to set the transmit packet buffers to: (1) At least 2 times MSS plus PCIe latency (approximate 1 KB) when IPSec AH is not enabled (security block is not enabled or operates in path through mode). (2) At least 3 times MSS plus PCIe latency when IPSec AH is enabled (security block operates in store and forward mode) |
| Reserved | 31:20 | 0x0 | Reserved. |

8.2.3.9.14 Manageability Transmit TC Mapping — MNGTXMAP (0x0CD10; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| MAP | 2:0 | 0x0 | Map value indicates the TC that the transmit manageability traffic is routed to. |
| Reserved | 31:3 | 0x0 | Reserved. |



8.2.3.9.15 Multiple Transmit Queues Command Register — MTQC (0x08120; RW)

This register can be modified only as part of the init phase.

| Field | Bit(s) | Init Val | Description |
|-------------|--------|----------|--|
| RT_Ena | 0 | 0b | DCB Enabled Mode. See functionality in the following table. |
| VT_Ena | 1 | 0b | Virtualization Enabled Mode. When set, the 82599 supports either 16, 32, or 64 pools. See functionality in the following table. This bit should be set the same as PFVTCTL.VT_Ena. |
| NUM_TC_OR_Q | 3:2 | 00b | Number of TCs or Number of Tx Queues per Pools. See functionality in the following table. |
| Reserved | 31:4 | 0x0 | Reserved. |

Permitted value and functionality of: RT_Ena; VT_Ena; NUM_TC_OR_Q. For Tx queue assignment in DCB and VT modes refer to Table 7-25 in Section 7.2.1.2.1.

| | Device Se | etting | Device Fur | nctionality |
|--------|-----------|--------------|------------|--------------------|
| RT_Ena | VT_Ena | NUM_TC_OR_Q | Tx Queues | TC & VT |
| 0b | 0b | 00b | 0 - 63 | - |
| <> 0b | <> 0b | 00b | Rese | rved |
| 0b | 0b | <> 00 | Rese | rved |
| 1b | 0b | 01b | Rese | rved |
| 1b | 0b | 10b | 0 — 127 | TC0 — TC3 |
| 1b | 0b | 11b | 0 — 127 | TC0 — TC7 |
| 0b | 1b | 01b | 0 — 127 | 64 VMs |
| 0b | 1b | 10b | 0 — 127 | 32 VMs |
| 0b | 1b | 11b Reserved | | rved |
| 1b | 1b | 01b | Rese | rved |
| 1b | 1b | 10b | 0 — 127 | TC0 — TC3 & 32 VMs |
| 1b | 1b | 11b | 0 — 127 | TC0 — TC7 & 16 VMs |



8.2.3.9.16 Tx Packet Buffer Threshold — TXPBTHRESH (0x04950 +0x4*n, n=0...7; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| THRESH | 9:0 | 0x96/0x0 | Threshold used for checking room place in Tx packet buffer of TCn. Threshold in KB units, when the packet buffer is filled up with payload over that threshold, no more data read request is sent. Default values: 0x96 (150 KB) for TXPBSIZE0. 0x0 (0 KB) for TXPBSIZE1-7. It should be set to: (packet buffer size) — MSS. For instance, if packet buffer size is set to 20 KB in corresponding TXPBSIZE.SIZE, if MSS of 9.5 KB (9728-byte) jumbo frames is supported for TCn, it is set to: 0xA (10 KB). |
| Reserved | 31:10 | 0×0 | Reserved. |



8.2.3.10 DCB Registers

DCB registers are owned by the PF in an IOV mode.

8.2.3.10.1 DCB Receive Packet Plane Control and Status — RTRPCS (0x02430; RW)

RTRPCS is equivalent to the 82598's RMCS.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| Reserved | 0 | 0b | Reserved. |
| RRM | 1 | 0b | Receive Recycle Mode defines the recycle mode within a BWG. 0b = No recycle. 1b = Recycle within the BWG. It is the only supported mode when DCB is enabled. |
| RAC | 2 | 0b | Receive Arbitration Control. 0b = Round Robin (RR). 1b = Weighted Strict Priority (WSP). |
| Reserved | 5:3 | 0x0 | Reserved. |
| Reserved | 15:6 | 0x0 | Reserved. |
| LRPB | 18:16 | 0x0 | Last Received Packet Buffer Status Indication. Indicates the last packet buffer that was used in Rx arbiter. |
| Reserved | 26:19 | 0x0 | Reserved. |
| Reserved | 27 | 0b | Reserved |
| Reserved | 31:28 | 0x6 | Reserved |

8.2.3.10.2 DCB Transmit Descriptor Plane Control and Status — RTTDCS (0x04900; RW) DMA-Tx

RTTDCS was DPMCS mapped to 0x07F40 in the 82598.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| TDPAC | 0 | 0b | TC Transmit Descriptor Plane Arbitration Control. 0b = RR 1b = WSP |
| VMPAC | 1 | 0b | VM Transmit Descriptor Plane Arbitration Control. 0b = RR 1b = Weighted Round Robin (WRR). |
| Reserved | 3:2 | 00b | Reserved. |



| Field | Bit(s) | Init Val | Description |
|--------------|--------|----------|---|
| TDRM | 4 | Ob | TC Transmit descriptor plane recycle mode defines the recycle mode within a BWG. 0b = No recycle. 1b = Recycle within the BWG. It is the only supported mode. |
| Reserved | 5 | 0b | Reserved. |
| ARBDIS | 6 | 0 | DCB Arbiters Disable. When set to 1 this bit pauses the Tx Descriptor plane arbitration state-machine. Therefore, during nominal operation this bit should be set to 0. |
| Reserved | 16:7 | 0 | Reserved. |
| LTTDESC (RO) | 19:17 | 0x0 | Last Transmitted TC (RO). This field indicates the last transmitted TC in XMIT descriptor arbiter DMA. |
| Reserved | 21:20 | 00b | Reserved. |
| BDPM | 22 | 1b | Bypass Data_Pipe Monitor. In order to enable bypassing the above limit. In DCB mode, this bit must be cleared. |
| BPBFSM | 23 | 1b | Bypass Packet Buffer Free Space Monitor. In order to enable bypassing the packet buffer free space monitor (not checking if there is enough free space in the packet buffer before requesting the data). This bit must be cleared in DCB mode or SR-IOV mode. |
| Reserved | 30:24 | 0x0 | Reserved. |
| SPEED_CHG | 31 | 0b | Link speed has changed. Read and clear flag. Set by hardware to indicate that the link speed has changed. Cleared by software at the end of the link speed change procedure. Refer to Section 4.6.11.2. |

8.2.3.10.3 DCB Transmit Packet Plane Control and Status- RTTPCS (0x0CD00; RW)

RTTPCS is mapped to 0x0CD00 for compatibility with the 82598's PDPMCS.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| Reserved | 4:0 | 0x0 | Reserved |
| ТРРАС | 5 | 0b | Transmit Packet Plane Arbitration Control 0b = RR (with respect to stop markers). 1b = Strict Priority (SP), with respect to stop markers) |
| Reserved | 7:6 | 00b | Reserved. |
| TPRM | 8 | 0b | Transmit packet plane recycle mode defines the recycle mode within a BWG. 0b = No recycle. 1b = Recycle within the BWG. |



| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| Reserved | 21:9 | 0x0 | Reserved. |
| ARBD | 31:22 | 0x224 | ARB_delay. Minimum cycles delay between a packet's arbitration. When RTTPCS.TPPAC is set to 1b the arbitration delay is according to ARBD, otherwise the arbitration delay is 0x0. Should be kept at default in non-DCB mode. In DCB mode, should be set to 0x004. |

8.2.3.10.4 DCB Receive User Priority to Traffic Class — RTRUP2TC (0x03020; RW)

| Field | Bit(s) | Init Val | Description |
|---------------|--------|----------|--|
| UPOMAP | 2:0 | 0x0 | Receive UP 0 to TC Mapping. When set to n, UP 0 is bound to TC n. Used for two purposes: Define into which Rx packet buffer incoming traffic carrying 802.1p field set to 0 is routed. Define according to the filling status of which Rx packet puffer a Priority Flow Control (PFC) frame with the <i>Timer 0</i> field and Class Enable Vector bit 0 set is sent. |
| UP1MAP | 5:3 | 0×0 | Receive UP 1 to TC Mapping. When set to n, UP 1 is bound to TC n. Used for two purposes: Define into which Rx packet buffer incoming traffic carrying 802.1p field set to 1 is routed. Define according to the filling status of which Rx Packet Buffer a P FC frame with the Timer 1 field and Class Enable Vector bit 1 set is sent. |
| UP2MAP | 8:6 | 0x0 | Receive UP 2 to TC Mapping. When set to n, UP 2 is bound to TC n. Used for two purposes: Define into which Rx packet buffer incoming traffic carrying 802.1p field set to 2 is routed. Define according to the filling status of which Rx Packet Buffer a PFC frame with the Timer 2 field and Class Enable Vector bit 2 set is sent. |
| UP3MAP | 11:9 | 0x0 | Receive UP 3 to TC Mapping. When set to n, UP 3 is bound to TC n. Used for two purposes: Define into which Rx packet buffer incoming traffic carrying 802.1p field set to 3 is routed. Define according to the filling status of which Rx packet buffer a PFC frame with the Timer 3 field and Class Enable Vector bit 3 set is sent. |
| UP4MAP | 14:12 | 0x0 | Receive UP 4 to TC Mapping. When set to n, UP 4 is bound to TC n. Used for two purposes: Define into which Rx packet buffer incoming traffic carrying 802.1p field set to 4 is routed. Define according to the filling status of which Rx packet buffer a PFC frame with the Timer 4 field and Class Enable Vector bit 4 set is sent. |



| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| UP5MAP | 17:15 | 0x0 | Receive UP 5 to TC Mapping. When set to n, UP 5 is bound to TC n. Used for two purposes: Define into which Rx packet buffer incoming traffic carrying 802.1p field set to 5 is routed. Define according to the filling status of which Rx packet buffer a PFC frame with the Timer 5 field and Class Enable Vector bit 5 set is sent. |
| UP6MAP | 20:18 | 0x0 | Receive UP 6 to TC Mapping. When set to n, UP 6 is bound to TC n. Used for two purposes: Define into which Rx packet buffer incoming traffic carrying 802.1p field set to 6 is routed. Define according to the filling status of which Rx packet buffer a PFC frame with the Timer 6 field and Class Enable Vector bit 6 set is sent. |
| UP7MAP | 23:21 | 0×0 | Receive UP 7 to TC Mapping. When set to n, UP 7 is bound to TC n. Used for two purposes: Define into which Rx packet buffer incoming traffic carrying 802.1p field set to 7 is routed. Define according to the filling status of which Rx packet buffer a PFC frame with the Timer 7 field and Class Enable Vector bit 7 set is sent. |
| Reserved | 31:24 | 0x0 | Reserved. |

8.2.3.10.5 DCB Transmit User Priority to Traffic Class — RTTUP2TC (0x0C800; RW)

| Field | Bit(s) | Init Val | Description |
|---------------|--------|----------|--|
| UPOMAP | 2:0 | 0x0 | Transmit UP 0 to TC Mapping. When set to n, UP 0 is bound to TC n. Used when receiving a PFC frame with the <i>Timer 0</i> field and <i>Class Enable Vector</i> bit 0 set, to determine which TC must be paused. |
| UP1MAP | 5:3 | 0x0 | Transmit UP 1 to TC Mapping. When set to n, UP 1 is bound to TC n. Used when receiving a PFC frame with the <i>Timer 1</i> field and <i>Class Enable Vector</i> bit 1 set, to determine which TC must be paused. |
| UP2MAP | 8:6 | 0x0 | Transmit UP 2 to TC Mapping. When set to n, UP 2 is bound to TC n. Used when receiving a PFC frame with the <i>Timer 2</i> field and <i>Class Enable Vector</i> bit 2 set, to determine which TC must be paused. |
| UP3MAP | 11:9 | 0x0 | Transmit UP 3 to TC Mapping. When set to n, UP 3 is bound to TC n. Used when receiving a PFC frame with the <i>Timer 3</i> field and <i>Class Enable Vector</i> bit 3 set, to determine which TC must be paused. |



| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| UP4MAP | 14:12 | 0×0 | Transmit UP 4 to TC Mapping. When set to n, UP 4 is bound to TC n. Used when receiving a PFC frame with the <i>Timer 4</i> field and <i>Class Enable Vector</i> bit 4 set, to determine which traffic class must be paused. |
| UP5MAP | 17:15 | 0×0 | Transmit UP 5 to TC Mapping. When set to n, UP 5 is bound to TC n. Used when receiving a PFC frame with the <i>Timer 5</i> field and <i>Class Enable Vector</i> bit 5 set, to determine which traffic class must be paused. |
| UP6MAP | 20:18 | 0x0 | Transmit UP 6 to TC Mapping. When set to n, UP 6 is bound to V n. Used when receiving a PFC frame with the <i>Timer 6</i> field and <i>Class Enable Vector</i> bit 6 set, to determine which traffic class must be paused. |
| UP7MAP | 23:21 | 0x0 | Transmit UP 7 to TC Mapping. When set to n, UP 7 is bound to TC n. Used when receiving a PFC frame with the <i>Timer 7</i> field and <i>Class Enable Vector</i> bit 7 set, to determine which TC must be paused. |
| Reserved | 31:24 | 0x0 | Reserved. |

8.2.3.10.6 DCB Receive Packet Plane T4 Config — RTRPT4C[n] (0x02140 + 4*n, n=0...7; RW)

RTRPT4C is equivalent to the 82598's RT2CR.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| CRQ | 8:0 | 0x0 | Credit Refill Quantum. Amount of credits to refill in 64-byte granularity. Possible values 0x000:0x1FF (0 to 32,704 bytes). |
| BWG | 11:9 | 0x0 | Bandwidth Group Index. Bandwidth Group (BWG). |
| MCL | 23:12 | 0x0 | Max Credit Limit. Maximum amount of credits for a configured packet buffer in 64-byte granularity. Possible values 0x000:0xFFF (0to 262,080bytes). |
| Reserved | 29:24 | 0x0 | Reserved. |
| GSP | 30 | 0b | Group Strict Priority. When set to 1b enables strict priority to the appropriate packet buffer over any traffic of other packet buffers within the group. |
| LSP | 31 | 0b | Link Strict Priority. If set to 1b enables strict priority to the appropriate packet buffer over any traffic of other packet buffers. |



8.2.3.10.7 Strict Low Latency Tx Queues — TXLLQ[n] (0x082E0 + 4*n, n=0...3; RW)

| Field | Bit(s) | Init Val | Description |
|--------------------|--------|----------|--|
| Strict Low latency | 31:0 | 0×0 | Strict Low Latency Enable. When set, defines the relevant Tx queue as strict low latency. All queues belong to a LSP TC must be set as strict low latency queues. Bit 'm' in register 'n' correspond to Tx queue 32 x 'n' + 'm'. |

8.2.3.10.8 DCB Receive Packet Plane T4 Status — RTRPT4S[n] (0x02160 + 4*n, n=0...7; RO)

RTRPT4S is equivalent to the 82598's RT2SR.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|-------------|
| Reserved | 31:0 | 0x0 | Reserved. |

8.2.3.10.9 DCB Transmit Descriptor Plane T2 Config - RTTDT2C[n] (0x04910 + 4*n, n=0...7; RW) DMA-Tx

RTTDT2C was TDTQ2TCCR in the 82598 at 0x0602C + 0x40*n, n=0...7.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| CRQ | 8:0 | 0x0 | Credit Refill Quantum. Amount of credits to refill the TC in 64-byte granularity Possible values 0x000 – 0x1FF (0 – 32,704 bytes) |
| BWG | 11:9 | 0x0 | Bandwidth Group Index. Assignment of this TC to a bandwidth group. |
| MCL | 23:12 | 0x0 | Max Credit Limit. Max amount of credits for a configured TC in 64-byte granularity Possible values 0x000 – 0xFFF (0 – 262,080 bytes) |
| Reserved | 29:24 | 0x0 | Reserved. |
| GSP | 30 | 0b | Group Strict Priority. When set to 1b enables strict priority to the appropriate TC over any traffic of other TCs within the group. |
| LSP | 31 | 0b | Link Strict Priority. When set to 1b enables strict priority to the appropriate TC over any traffic of other TCs. |



8.2.3.10.10 DCB Transmit Packet Plane T2 Config — RTTPT2C[n] (0x0CD20 + 4*n, n=0...7; RW)

RTTPT2C is mapped to 0x0CD20 + 4*n [n=0...7] for compatibility with the 82598's TDPT2TCCR.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| CRQ | 8:0 | 0x0 | Credit Refill Quantum. Amount of credits to refill the TC in 64-byte granularity. Possible values 0x000: 0x1FF (0 to 32,704 bytes). |
| BWG | 11:9 | 0x0 | Bandwidth Group. Assignment of this TC to a BWG. |
| MCL | 23:12 | 0x0 | Max Credit Limit. Max amount of credits for a configured TC in 64-byte granularity. Possible values 0x000:0xFFF (0 - 262,080 bytes). |
| Reserved | 29:24 | 0x0 | Reserved. |
| GSP | 30 | 0b | Group Strict Priority. When set to 1b enables strict priority to the appropriate TC over any traffic of other TCs within the group. |
| LSP | 31 | 0b | Link Strict Priority. When set to 1b enables strict priority to the appropriate TC over any traffic of other TCs. |

8.2.3.10.11 DCB Transmit Packet plane T2 Status — RTTPT2S[n] (0x0CD40 + 4*n, n=0...7; RO)

RTTPT2S is mapped to 0x0CD40 + 4*n [n=0...7] for compatibility with the 82598's TDPT2TCSR.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|-------------|
| Reserved | 31:0 | 0x0 | Reserved. |

8.2.3.10.12 DCB Transmit Rate-Scheduler MMW — RTTBCNRM (0x04980; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|---|
| MMW_SIZE | 10:0 | 0x0 | Maximum memory window size for the rate-scheduler (for all Tx queues). This is the maximum amount of 1 KB units of payload compensation time that can be accumulated for Tx queues attached to TCn. This number must be multiplied by the rate-factor of the Tx queue before performing the MMW saturation check for that queue. |
| Reserved | 31:11 | 0x0 | Reserved. |



8.2.3.10.13 DCB Transmit Descriptor Plane Queue Select — RTTDQSEL (0x04904; RW)

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| TXDQ_IDX | 6:0 | 0x0 | Tx Descriptor Queue Index or TX Pool of Queues Index This register is used to set VM and Transmit Scheduler parameters that are configured per Tx queue or per Tx pool of queues via indirect access. It means that prior to read or write access such registers, software has to make sure this field contains the index of the Tx queue or Tx pool of queue to be accessed. When DCB is disabled, VM parameters include a pool of Tx queues. As a result, this field points to the index of the pool (and not a queue index). When DCB is enabled, and/or when programming rate limiters, this field points to a Tx queue index. The registers that are affected by this index are: RTTDT1C, RTTDT1S, RTTBCNRC, RTTBCNRS |
| Reserved | 31:7 | 0x0 | Reserved. |

8.2.3.10.14 DCB Transmit Descriptor Plane T1 Config — RTTDT1C (0x04908; RW)

128 internal registers indirectly addressed via RTTDQSEL.TXDQ_IDX. When DCB is disabled, configure the pool index with the credits allocated to the entire pool.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| CRQ | 13:0 | Х | Credit Refill Quantum. Amount of credits to refill the VM in 64-byte granularity. Possible values 0x000:0x3FFF (0 to 1,048,512 bytes). |
| Reserved | 31:14 | 0x0 | Reserved. |

8.2.3.10.15 DCB Transmit Descriptor Plane T1 Status — RTTDT1S (0x0490C; RO)

128 internal registers indirectly addressed via RTTDQSEL.TXDQ_IDX.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|-------------|
| Reserved | 31:0 | 0x0 | Reserved. |



8.2.3.10.16 DCB Transmit Rate-Scheduler Config — RTTBCNRC (0x04984; RW)

128 internal registers indirectly addressed via RTTDQSEL.TXDQ_IDX.

| Field | Bit(s) | Init Val | Description |
|----------------|--------|----------|---|
| RF_DEC | 13:0 | х | Tx rate-scheduler rate factor hexadecimal part, for the Tx queue indexed by TXDQ_IDX field in the RTTDQSEL register. Rate factor bits that come after the hexadecimal point. Meaningful only if the RS_ENA bit is set. When RTTBCNRD.DRIFT_ENA is set, this field is periodically modified by hardware as well. |
| RF_INT | 23:14 | Х | Tx rate-scheduler rate factor integral part, for the Tx queue indexed by TXDQ_IDX field in the RTTDQSEL register Rate factor bits that come before the hexadecimal point. Rate factor is defined as the ratio between the nominal link rate (such as 1 GbE) and the maximum rate allowed to that queue . Minimum allowed bandwidth share for a queue is 0.1% of the link rate. For example, 10 Mb/s for the 82599 operated at 10 GbE, leading to a maximum allowed rate factor of 1000. Meaningful only if the RS_ENA bit is set. When RTTBCNRD.DRIFT_ENA is set, this field is periodically modified by hardware as well. |
| Reserved | 30:24 | 0x0 | Reserved. |
| RS_ENA (SC) | 31b | 0 | Tx rate-scheduler enable, for the Tx queue indexed by TXDQ_IDX field in the RTTDQSEL register When set, the rate programmed in this register is enforced (the queue is rate controlled). At the time it is set, the current timer value is loaded into the time stamp stored for that entry. The bit can be self-cleared internally if the full line rate is recovered via the rate-drift mechanism. When cleared, the rate factor programmed in this register is meaningless, the switch for that queue is always forced to on. The queue is not rate-controlled . Bandwidth group assignment of this TC to a BWG. Each TC must be assigned to a different BWG number, unless the TC is a member of a BWG. No more than two TCs can share the same BWG. |

8.2.3.10.17 DCB Transmit Rate-Scheduler Status — RTTBCNRS (0x04988; RW)

128 internal registers indirectly addressed via RTTDQSEL.TXDQ_IDX.

| Field | Bit(s) | Init Val | Description |
|-------|--------|----------|--|
| MIFS | 31:0 | | Tx rate-scheduler current Minimum Inter-Frame Spacing (MIFS), for the Tx queue indexed by TXDQ_IDX field in the RTTDQSEL register. |
| | | | When read, it is the current algebraic value of the MIFS interval for the queue, expressed in byte units (31 LS-bits taken), relative to the rate-scheduler. It is obtained by hardware subtracting the current value of the timer associated to that rate-scheduler from the time stamp stored for that queue. A strict positive value means a switch in off state. It is expressed in 2's complement format. |



8.2.3.10.18 DCB Transmit BCN Rate Drift — RTTBCNRD (0x0498C; RW)

| Field | Bit(s) | Init Val | Description |
|---------------|--------|----------|---|
| Reserved | 0 | 0b | Reserved |
| BCN_CLEAR_ALL | 1 | 0b/SC | Clear all BCN rate-limiters. When set, the 128 RTTBCNRC.RS_ENA bits are cleared — releasing any active BCN rate-limiter. This bit must be set by software each time the link speed has changed. This bit is self cleared by hardware. |
| DRIFT_FAC | 15:2 | 0b | BCN Rate Drift Factor. Rate drift factor bits that come after the hexadecimal point, while a zero is always assumed before the hexadecimal point (because rate drift factor must be smaller than unity). The rate drift factor ranges from 0.00006 to 0.99994. Rate drift factor is a decreasing factor by which every rate-factor of BCN rate-controlled queues must be multiplied periodically, once every DRIFT_INT µs. Each time the rate-factor of a queue reaches unity, the <i>RS_ENA</i> bit in its corresponding RTTBCNRC register is internally cleared. Meaningful only when the <i>DRIFT_ENA</i> bit is set. |
| DRIFT_INT | 30:16 | 0b | BCN Rate Drift Interval Timer. Interval in μ s used internally to periodically increase the rate of BCN rate-controlled queues (namely the rate-drift mechanism). Meaningful only when the <code>DRIFT_ENA</code> bit is set. |
| DRIFT_ENA | 31 | Ob | BCN Rate Drift Enable bit. When cleared, the rate-drift mechanism performed by hardware is disabled. It is assumed software handles it. When set, the rate-drift mechanism performed by hardware is enabled. Rate of BCN rate-controlled queues are periodically increased in a multiplicative manner. Relevant only for Tx queues for which the RX_ENA bit is set in the RTBCNRC register. |



8.2.3.11 DCA Registers

8.2.3.11.1 Rx DCA Control Register — DCA_RXCTRL[n] (0x0100C + 0x40*n, n=0...63 and 0x0D00C + 0x40*(n-64), n=64...127 / 0x02200 + 4*n, [n=0...15]; RW)

 $DCA_RXCTRL[0...15]$ are also mapped to address 0x02200... to maintain compatibility with the 82598.

| Field | Bit(s) | Init Val | Description |
|----------------------|--------|----------|--|
| Reserved | 4:0 | 00x | Reserved. |
| Rx Descriptor DCA EN | 5 | 0b | Descriptor DCA EN. When set, hardware enables DCA for all Rx descriptors written back into memory. When cleared, hardware does not enable DCA for descriptor writebacks. |
| Rx Header DCA EN | 6 | 0b | Rx Header DCA EN. When set, hardware enables DCA for all received header buffers. When cleared, hardware does not enable DCA for Rx Headers. 1 |
| Rx Payload DCA EN | 7 | 0b | Payload DCA EN. Note: When set, hardware enables DCA for all Ethernet payloads written into memory. When cleared, hardware does not enable DCA for Ethernet payloads. Default cleared. |
| Reserved | 8 | 0b | Reserved. |
| RXdescReadROEn | 9 | 1b | Rx Descriptor Read Relax Order Enable |
| Reserved | 10 | 0b | Reserved. |
| RXdescWBROen | 11 | 0b (RO) | Rx Descriptor Write Back Relax Order Enable. This bit must be 0b to enable correct functionality of the descriptors write back. |
| Reserved | 12 | 1b | Reserved. Must be set to 0. |
| RXdataWriteROEn | 13 | 1b | Rx data Write Relax Order Enable |
| Reserved | 14 | 0b | Reserved. |
| RxRepHeaderROEn | 15 | 1b | Rx Split Header Relax Order Enable |
| Reserved | 23:16 | 0x0 | Reserved. |
| CPUID | 31:24 | 0x0 | Physical ID (see complete description in Section 3.1.3.1.2). Legacy DCA capable platforms — The device driver, upon discovery of the physical CPU ID and CPU bus ID, programs the <i>CPUID</i> field with the physical CPU and bus ID associated with this Rx queue. DCA 1.0 capable platforms — The device driver programs a value, based on the relevant APIC ID, associated with this Rx queue. |



8.2.3.11.2 Tx DCA Control Registers — DCA_TXCTRL[n] (0x0600C + 0x40*n, n=0...127; RW)

| Field | Bit(s) | Init Val | Description |
|----------------------|--------|----------|--|
| Reserved | 4:0 | 0x0 | Reserved. |
| Tx Descriptor DCA EN | 5 | 0b | Descriptor DCA Enable. When set, hardware enables DCA for all Tx descriptors written back into memory. When cleared, hardware does not enable DCA for descriptor write-backs. This bit is cleared as a default and also applies to head write back when enabled. |
| Reserved | 7:6 | 00b | Reserved. |
| Reserved | 8 | 0b | Reserved. |
| TXdescRDROEn | 9 | 1b | Tx Descriptor Read Relax Order Enable. |
| Reserved | 10 | 0b | Reserved. |
| TXdescWBROen | 11 | 1b | Relax Order Enable of Tx Descriptor as well as head pointer write back (when set). |
| Reserved | 12 | 0b | Reserved. |
| TXDataReadROEn | 13 | 1b | Tx Data Read Relax Order Enable. |
| Reserved | 23:14 | 0x0 | Reserved. |
| CPUID | 31:24 | 0x0 | Physical ID (see complete description in Section 3.1.3.1.2) Legacy DCA capable platforms — the device driver, upon discovery of the physical CPU ID and CPU bus ID, programs the CPUID field with the physical CPU and bus ID associated with this Tx queue. DCA 1.0 capable platforms — the device driver programs a value, based on the relevant APIC ID, associated with this Tx queue. |



8.2.3.11.3 DCA Requester ID Information Register — DCA_ID (0x11070; RO)

To ease software implementation, a DCA requester ID field, composed of device ID, bus # and function # is set up in MMIO space for software to program the chipset DCA Requester ID Authentication register.

| Field | Bit(s) | Init Val | Description |
|-----------------|--------|----------|---|
| Function Number | 2:0 | 0x0 | Function Number. Function number assigned to the function based on BIOS/OS enumeration. |
| Device Number | 7:3 | 0x0 | Device Number. Device number assigned to the function based on BIOS/OS enumeration. |
| Bus Number | 15:8 | 0x0 | Bus Number. Bus Number assigned to the function based on BIOS/OS enumeration. |
| Reserved | 31:16 | 0x0 | Reserved. |

8.2.3.11.4 DCA Control Register — DCA_CTRL (0x11074; RW)

Note: This register is shared by both LAN functions.

| Field | Bit(s) | Init Val | Description |
|----------|--------|----------|--|
| DCA_DIS | 0 | 1b | DCA Disable. 0b = DCA tagging is enabled for this device. 1b = DCA tagging is disabled for this device. |
| DCA_MODE | 4:1 | 0x0 | DCA Mode. 0000b = Legacy DCA is supported. The <i>TAG</i> field in the TLP header is based on the following coding: bit 0 is DCA enable; bits 3:1 are CPU ID). 0001b = DCA 1.0 is supported. When DCA is disabled for a given message, the <i>TAG</i> field is 0000b,0000b. If DCA is enabled, the TAG is set per queue as programmed in the relevant DCA Control register. All other values are undefined. |
| Reserved | 31:5 | 0x0 | Reserved. |



8.2.3.12 Security Registers

Security registers are mainly concerned with the internal settings of the AES crypto engine shared by LinkSec and IPsec. They are owned by the PF in an IOV mode.

Refer to Section 4.6.12 for the way to modify these registers prior to enabling or disabling a security offload. Note that only one security offload, either LinkSec or IPsec, can be enabled at a time.

Security offload can be disabled via internal security fuses. In this case, the following security related fields are not writable:

- SECTXCTRL.SECTX_DIS is read as 0x1.
- SECRXCTRL.SECRX_DIS is read as 0x1.
- IPSTXIDX.IPS TX EN is read as 0x0.
- IPSRXIDX.IPS_RX_EN is read as 0x0.
- LSECTXCTRL bits 1:0 are read as 00b.
- LSECRXCTRL bits 3:2 are read as 00b.

8.2.3.12.1 Security Tx Control — SECTXCTRL (0x08800; RW)

| Field | Bit(s) | Init Val | Description |
|---------------|--------|-------------------------------|---|
| SECTX_DIS | 0 | 1b RW / RO if fused-off | Tx Security Offload Disable Bit. When set, the AES crypto engine used in Tx by LinkSec and IPsec off loads is disabled. This mode must be used to save the 82599's power consumption when no security offload is enabled. When cleared, the AES crypto engine used in Tx by LinkSec or IPsec off load is enabled. Normal operating mode when a security offload is enabled. |
| TX_DIS | 1 | 0b | Disable Sec Tx Path. When set, no new packet is fetched out from the Tx packet buffers, so that the Tx security block can be internally emptied prior to changing the security mode. SECTXSTAT.SECTX_RDY bit is deasserted until the path is emptied by hardware. When cleared, Tx data path is enabled. Normal operating mode. |
| STORE_FORWARD | 2 | 0b | Tx Sec Buffer Mode. When set, a complete frame is stored in the internal security Tx buffer prior to being forwarded to the MAC. Operating mode when IPsec offload is enabled (as requested to overwrite ICV field in AH frames). Note: It increases the Tx internal latencies (for all TCs). When cleared, Tx sec buffer is operated in pass-through mode. Operating mode when LinkSec is enabled or when no security offload is enabled. |
| Reserved | 31:3 | 0x0 | Reserved. |