# 3 Embedded Flash memory

## 3.1 Flash main features

Up to 64 Kbytes of Flash memory

- Memory organization:
  - Main memory block:
     8 Kbits × 64 bits
  - Information block:1280 × 64 bits

Flash memory interface (FLITF) features:

- Read interface with prefetch buffer (2 × 64-bit words)
- Option byte loader
- Flash program/Erase operation
- Read/Write protection
- low-power mode

## 3.2 Flash memory functional description

## 3.2.1 Flash memory organization

The Flash memory is organized as 64-bit wide memory cells that can be used for storing both code and data constants.

The memory organization is based on a main memory block containing 32 pages of 2 Kbytes and an information block as shown in *Table 4*.

Table 4. Flash module organization<sup>(1)</sup>

Flash area	Flash memory addresses	Size (bytes)	Name
	0x0800 0000 - 0x0800 07FF	2 K	Page 0
	0x0800 0800 - 0x0800 0FFF	2 K	Page 1
	0x0800 1000 - 0x0800 17FF	2 K	Page 2
	0x0800 1800 - 0x0800 1FFF	2 K	Page 3
Main memory	-		•
	•		
	•	•	•
	•	•	•
	•	•	•
	•		
	0x0800 F800-0x0800 FFFF	2 K	Page 31



Flash area	Flash memory addresses	Size (bytes)	Name
Information block	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory
IIIIOIIIIatioii biock	0x1FFF F800 - 0x1FFF F80F	16	Option bytes
	0x4002 2000 - 0x4002 2003	4	FLASH_ACR
	0x4002 2004 - 0x4002 2007	4	FLASH_KEYR
	0x4002 2008 - 0x4002 200B	4	FLASH_OPTKEYR
	0x4002 200C - 0x4002 200F	4	FLASH_SR
Flash memory interface registers	0x4002 2010 - 0x4002 2013	4	FLASH_CR
	0x4002 2014 - 0x4002 2017	4	FLASH_AR
	0x4002 2018 - 0x4002 201B	4	Reserved
	0x4002 201C - 0x4002 201F	4	FLASH_OBR
	0x4002 2020 - 0x4002 2023	4	FLASH_WRPR

Table 4. Flash module organization<sup>(1)</sup> (continued)

The information block is divided into two parts:

- System memory is used to boot the device in System memory boot mode. The area is
  reserved for use by STMicroelectronics and contains the boot loader which is used to
  reprogram the Flash memory through one of the following interfaces: USART1,
  USART2 or I2C1. It is programmed by ST when the device is manufactured, and
  protected against spurious write/erase operations. For further details, please refer to
  the AN2606 available from www.st.com.
- Option bytes

## 3.2.2 Read operations

The embedded Flash module can be addressed directly, as a common memory space. Any data read operation accesses the content of the Flash module through dedicated read senses and provides the requested data.

The read interface consists of a read controller on one side to access the Flash memory and an AHB interface on the other side to interface with the CPU. The main task of the read interface is to generate the control signals to read from the Flash memory and to prefetch the blocks required by the CPU. The prefetch block is only used for instruction fetches over the ICode bus. The Literal pool is accessed over the DCode bus. Since these two buses have the same Flash memory as target, DCode bus accesses have priority over prefetch accesses.

Read accesses can be performed with the following options managed through the Flash access control register (FLASH ACR):

- Instruction fetch: Prefetch buffer enabled for a faster CPU execution.
- Latency: number of wait states for a correct read operation (from 0 to 2)



RM0364 Rev 4 55/1124

<sup>1.</sup> The gray color is used for reserved Flash memory addresses.

#### Instruction fetch

The Cortex<sup>®</sup>-M4 fetches the instruction over the ICode bus and the literal pool (constant/data) over the DCode bus. The prefetch block aims at increasing the efficiency of ICode bus accesses.

#### Prefetch buffer

The prefetch buffer is 2 blocks wide where each block consists of 8 bytes. The prefetch blocks are direct-mapped. A block can be completely replaced on a single read to the Flash memory as the size of the block matches the bandwidth of the Flash memory.

The implementation of this prefetch buffer makes a faster CPU execution possible as the CPU fetches one word at a time with the next word readily available in the prefetch buffer. This implies that the acceleration ratio is in the order of 2, assuming that the code is aligned at a 64-bit boundary for the jumps.

### Prefetch controller

The prefetch controller decides to access the Flash memory depending on the available space in the prefetch buffer. The Controller initiates a read request when there is at least one block free in the prefetch buffer.

After reset, the state of the prefetch buffer is on. The prefetch buffer must be switched on/off only when no prescaler is applied on the AHB clock (SYSCLK must be equal to HCLK). The prefetch buffer is usually switched on/off during the initialization routine, while the microcontroller is running on the internal 8 MHz RC (HSI) oscillator.

Note: The prefetch buffer must be kept on (FLASH\_ACR[4]='1') when using a prescaler different from 1 on the AHB clock.

If there is not any high frequency clock available in the system, Flash memory accesses can be made on a half cycle of HCLK (AHB clock). This mode can be selected by setting a control bit in the Flash access control register.

Half-cycle access cannot be used when there is a prescaler different from 1 on the AHB clock.

### **Access latency**

In order to maintain the control signals to read the Flash memory, the ratio of the prefetch controller clock period to the access time of the Flash memory has to be programmed in the Flash access control register with the LATENCY[2:0] bits. This value gives the number of cycles needed to maintain the control signals of the Flash memory and correctly read the required data. After reset, the value is zero and only one cycle without additional wait states is required to access the Flash memory.

### **DCode interface**

The DCode interface consists of a simple AHB interface on the CPU side and a request generator to the Arbiter of the Flash access controller. The DCode accesses have priority over prefetch accesses. This interface uses the Access Time Tuner block of the prefetch buffer.



#### Flash Access controller

Mainly, this block is a simple arbiter between the read requests of the prefetch/ICode and DCode interfaces.

DCode interface requests have priority over other requests.

## 3.2.3 Flash program and erase operations

The STM32F334xx embedded Flash memory can be programmed using in-circuit programming or in-application programming.

The **in-circuit programming (ICP)** method is used to update the entire contents of the Flash memory, using the JTAG, SWD protocol or the boot loader to load the user application into the microcontroller. ICP offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices.

In contrast to the ICP method, **in-application programming (IAP)** can use any communication interface supported by the microcontroller (I/Os, CAN, I<sup>2</sup>C, SPI, etc.) to download programming data into memory. IAP allows the user to re-program the Flash memory while the application is running. Nevertheless, part of the application has to have been previously programmed in the Flash memory using ICP.

The program and erase operations are managed through the following seven Flash registers:

- Key register (FLASH\_KEYR)
- Option byte key register (FLASH OPTKEYR)
- Flash control register (FLASH\_CR)
- Flash status register (FLASH\_SR)
- Flash address register (FLASH AR)
- Option byte register (FLASH OBR)
- Write protection register (FLASH WRPR)

An on going Flash memory operation does not block the CPU as long as the CPU does not access the Flash memory.

On the contrary, during a program/erase operation to the Flash memory, any attempt to read the Flash memory stalls the bus. The read operation proceeds correctly once the program/erase operation has completed. This means that code or data fetches cannot be made while a program/erase operation is ongoing.

For program and erase operations on the Flash memory (write/erase), the internal RC oscillator (HSI) must be ON.

## **Unlocking the Flash memory**

After reset, the FPEC is protected against unwanted write or erase operations. The FLASH\_CR register is not accessible in write mode, except for the OBL LAUNCH bit, used to reload the OBL. An unlocking sequence should be written to the FLASH\_KEYR register to open the access to the FLASH\_CR register. This sequence consists of two write operations into FLASH\_KEYR register:

- 1. Write KEY1 = 0x45670123
- 2. Write KEY2 = 0xCDEF89AB

Any wrong sequence locks up the FPEC and the FLASH\_CR register until the next reset.



RM0364 Rev 4 57/1124

In the case of a wrong key sequence, a bus error is detected and a Hard Fault interrupt is generated. This is done after the first write cycle if KEY1 does not match, or during the second write cycle if KEY1 has been correctly written but KEY2 does not match.

The FPEC and the FLASH CR register can be locked again by user software by writing the LOCK bit in the FLASH\_CR register to 1.

### Main Flash memory programming

The main Flash memory can be programmed 16 bits at a time. The program operation is started when the CPU writes a half-word into a main Flash memory address with the PG bit of the FLASH CR register set. Any attempt to write data that are not half-word long results in a bus error generating a Hard Fault interrupt.




Figure 2. Programming procedure

The Flash memory interface preliminarily reads the value at the addressed main Flash memory location and checks that it has been erased. If not, the program operation is skipped and a warning is issued by the PGERR bit in FLASH\_SR register (the only exception to this is when 0x0000 is programmed. In this case, the location is correctly

RM0364 Rev 4 58/1124

programmed to 0x0000 and the PGERR bit is not set). If the addressed main Flash memory location is write-protected by the FLASH\_WRPR register, the program operation is skipped and a warning is issued by the WRPRTERR bit in the FLASH\_SR register. The end of the program operation is indicated by the EOP bit in the FLASH\_SR register.

The main Flash memory programming sequence in standard mode is as follows:

- 1. Check that no main Flash memory operation is ongoing by checking the BSY bit in the FLASH\_SR register.
- 2. Set the PG bit in the FLASH\_CR register.
- 3. Perform the data write (half-word) at the desired address.
- Wait until the BSY bit is reset in the FLASH\_SR register.
- 5. Check the EOP flag in the FLASH\_SR register (it is set when the programming operation has succeeded), and then clear it by software.

Note:

The registers are not accessible in write mode when the BSY bit of the FLASH\_SR register is set.

### Flash memory erase

The Flash memory can be erased page by page or completely (mass erase).

### Page erase

To erase a page, the procedure below must be followed:

- 1. Check that no Flash memory operation is ongoing by checking the BSY bit in the FLASH CR register.
- 2. Set the PER bit in the FLASH\_CR register.
- 3. Program the FLASH\_AR register to select a page to erase.
- 4. Set the STRT bit in the FLASH CR register (see below note).
- 5. Wait for the BSY bit to be reset.
- 6. Check the EOP flag in the FLASH\_SR register (it is set when the erase operation has succeeded), and then clear it by software.
- 7. Clear the EOP flag.

Note:

The software should start checking if the BSY bit equals '0' at least one CPU cycle after setting the STRT bit.



RM0364 Rev 4 59/1124




Figure 3. Flash memory Page Erase procedure

### Mass erase

The Mass erase command can be used to completely erase the user pages of the Flash memory. The information block is unaffected by this procedure. The following sequence is recommended:

- 1. Check that no Flash memory operation is ongoing by checking the BSY bit in the FLASH\_SR register
- 2. Set the MER bit in the FLASH\_CR register
- 3. Set the STRT bit in the FLASH\_CR register (see below note)
- 4. Wait for the BSY bit to be reset
- 5. Check the EOP flag in the FLASH\_SR register (it is set when the erase operation has succeeded), and then clear it by software.
- 6. Clear the EOP flag.

Note: The software must start checking if the BSY bit equals '0' at least one CPU cycle after setting the STRT bit.




Figure 4. Flash memory Mass Erase procedure

## Option byte programming

The option bytes are programmed differently from normal user addresses. The number of option bytes is limited to 6 (2 for write protection, 1 for readout protection, 1 for hardware configuration, and 2 for data storage). After unlocking the FPEC, the user has to authorize the programming of the option bytes by writing the same set of KEYS (KEY1 and KEY2) to the FLASH\_OPTKEYR register (refer to *Unlocking the Flash memory* for key values). Then, the OPTWRE bit in the FLASH\_CR register is set by hardware and the user has to set the OPTPG bit in the FLASH\_CR register and perform a half-word write operation at the desired Flash address.

The value of the addressed option byte is first read to check it is really erased. If not, the program operation is skipped and a warning is issued by the WRPRTERR bit in the FLASH\_SR register. The end of the program operation is indicated by the EOP bit in the FLASH\_SR register.

The LSB value is automatically complemented into the MSB before the programming operation starts. This guarantees that the option byte and its complement are always correct.



RM0364 Rev 4 61/1124

The sequence is as follows:

- Check that no Flash memory operation is ongoing by checking the BSY bit in the FLASH\_SR register.
- Unlock the OPTWRE bit in the FLASH CR register.
- Set the OPTPG bit in the FLASH\_CR register
- Write the data (half-word) to the desired address
- Wait for the BSY bit to be reset.
- Read the programmed value and verify.

When the Flash memory read protection option is changed from protected to unprotected, a Mass Erase of the main Flash memory is performed before reprogramming the read protection option. If the user wants to change an option other than the read protection option, then the mass erase is not performed. The erased state of the read protection option byte protects the Flash memory.

## **Erase procedure**

The option byte erase sequence (OPTERASE) is as follows:

- Check that no Flash memory operation is ongoing by reading the BSY bit in the FLASH\_SR register.
- Unlock the OPTWRE bit in the FLASH CR register.
- Set the OPTER bit in the FLASH\_CR register.
- Set the STRT bit in the FLASH\_CR register.
- Wait for BSY to reset.
- Read the erased option bytes and verify.



## 3.3 Memory protection

The user area of the Flash memory can be protected against read by untrusted code. The pages of the Flash memory can also be protected against unwanted write due to loss of program counter contexts. The write-protection granularity is two pages.

## 3.3.1 Read protection

The read protection is activated by setting the RDP option byte and then, by applying a system reset to reload the new RDP option byte.

Note:

If the read protection is set while the debugger is still connected through JTAG/SWD, apply a POR (power-on reset) instead of a system reset.

There are three levels of read protection from no protection (level 0) to maximum protection or no debug (level 2).

The Flash memory is protected when the RDP option byte and its complement contain the pair of values shown in *Table 5*.

RDP byte value	RDP complement value	Read protection level
0xAA	0x55	Level 0 (ST production configuration)
Any value except 0xAA or 0xCC	Any value (not necessarily complementary) except 0x55 and 0x33	Level 1
0xCC	0x33	Level 2

Table 5. Flash memory read protection status

The system memory area is read accessible whatever the protection level. It is never accessible for program/erase operation

### Level 0: no protection

Read, program and erase operations into the main memory Flash area are possible. The option bytes are also accessible by all operations.

### Level 1: Read protection

This is the default protection level when RDP option byte is erased. It is defined as well when RDP value is at any value different from 0xAA and 0xCC, or even if the complement is not correct.

- **User mode:** Code executing in user mode can access main memory Flash and option bytes with all operations.
- Debug, boot RAM and boot loader modes: In debug mode or when code is running from boot RAM or boot loader, the main Flash memory and the backup registers (RTC\_BKPxR in the RTC) are totally inaccessible. In these modes, even a simple read access generates a bus error and a Hard Fault interrupt. The main memory is program/erase protected to prevent malicious or unauthorized users from reprogramming any of the user code with a dump routine. Any attempted program/erase operation sets the PGERR flag of Flash status register (FLASH\_SR). When the RDP is reprogrammed to the value 0xAA to move back to Level 0, a mass



RM0364 Rev 4 63/1124

erase of main memory Flash is performed and the backup registers (RTC\_BKPxR in the RTC) are reset.

### Level 2: No debug

In this level, the protection level 1 is guaranteed. In addition, the Cortex<sup>®</sup>-M4 debug capabilities are disabled. Consequently, the debug port, the boot from RAM (boot RAM mode) and the boot from System memory (boot loader mode) are no more available. In user execution mode, all operations are allowed on the Main Flash memory. On the contrary, only read and program operations can be performed on the option bytes.

Option bytes cannot be erased. Moreover, the RDP bytes cannot be programmed. Thus, the level 2 cannot be removed at all: it is an irreversible operation. When attempting to program the RDP byte, the protection error flag WRPRTERR is set in the FLASH\_SR register and an interrupt can be generated.

Note: The debug feature is also disabled under reset.

STMicroelectronics is not able to perform analysis on defective parts on which the level 2 protection has been set.

Area	Protection	ı	Jser execution	n	Debug ootFromRam/ BootFromLoader						
Area	level	Read	Write	Erase	Read	Write	Erase				
Main Flash	1	Yes	Yes	Yes	No	No	No <sup>(3)</sup>				
memory	2	Yes	Yes	Yes	N/A <sup>(1)</sup>	N/A <sup>(1)</sup>	N/A <sup>(1)</sup>				
System	1	Yes	No	No	Yes	No	No				
memory <sup>(2)</sup>	2	Yes	No	No	NA <sup>(1)</sup>	N/A <sup>(1)</sup>	N/A <sup>(1)</sup>				
Ontion byton	1	Yes	Yes <sup>(3)</sup>	Yes	Yes	Yes <sup>(3)</sup>	Yes				
Option bytes	2	Yes	Yes <sup>(4)</sup>	No	N/A <sup>(1)</sup>	N/A <sup>(1)</sup>	N/A <sup>(1)</sup>				
Backup	1	Yes	Yes	N/A	No	No	No <sup>(5)</sup>				
registers	2	Yes	Yes	N/A	N/A <sup>(1)</sup>	N/A <sup>(1)</sup>	N/A <sup>(1)</sup>				

Table 6. Access status versus protection level and execution modes

- 2. The system memory is only read-accessible, whatever the protection level (0, 1 or 2) and execution mode.
- 3. The main Flash memory is erased when the RDP option byte is programmed with all level protections disabled (0xAA).
- 4. All option bytes can be programmed, except the RDP byte.
- 5. The backup registers are erased only when RDP changes from level 1 to level 0.

### Changing read protection level

It is easy to move from level 0 to level 1 by changing the value of the RDP byte to any value (except 0xCC). By programming the 0xCC value in the RDP byte, it is possible to go to level 2 either directly from level 0 or from level 1. On the contrary, the change to level 0 (no protection) is not possible without a main Flash memory Mass Erase operation. This Mass Erase is generated as soon as 0xAA is programmed in the RDP byte.



<sup>1.</sup> When the protection level 2 is active, the Debug port, the boot from RAM and the boot from system memory are disabled.

Note:

When the Mass Erase command is used, the backup registers (RTC\_BKPxR in the RTC) are also reset.

To validate the protection level change, the option bytes must be reloaded through the OBL LAUNCH bit in Flash control register.

## 3.3.2 Write protection

The write protection is implemented with a granularity of 2 pages. It is activated by configuring the WRP[1:0] option bytes, and then by reloading them by setting the OBL\_LAUNCH bit in the FLASH\_CR register.

If a program or an erase operation is performed on a protected page, the Flash memory returns a WRPRTERR protection error flag in the Flash memory Status Register (FLASH SR).

### Write unprotection

To disable the write protection, two application cases are provided:

- Case 1: Read protection disabled after the write unprotection:
  - Erase the entire option byte area by using the OPTER bit in the Flash memory control register (FLASH CR).
  - Program the code 0xAA in the RDP byte to unprotect the memory. This operation forces a Mass Erase of the main Flash memory.
  - Set the OBL\_LAUNCH bit in the Flash control register (FLASH\_CR) to reload the option bytes (and the new WRP[3:0] bytes), and to disable the write protection.
- Case 2: Read protection maintained active after the write unprotection, useful for inapplication programming with a user boot loader:
  - Erase the entire option byte area by using the OPTER bit in the Flash memory control register (FLASH CR).
  - Set the OBL\_LAUNCH bit in the Flash control register (FLASH\_CR) to reload the option bytes (and the new WRP[3:0] bytes), and to disable the write protection.

## 3.3.3 Option byte block write protection

The option bytes are always read-accessible and write-protected by default. To gain write access (Program/Erase) to the option bytes, a sequence of keys (same as for lock) has to be written into the OPTKEYR. A correct sequence of keys gives write access to the option bytes and this is indicated by OPTWRE in the FLASH\_CR register being set. Write access can be disabled by resetting the bit through software.

## 3.4 Flash interrupts

Table 7. Flash interrupt request

Interrupt event	Event flag	Enable control bit
End of operation	EOP	EOPIE
Write protection error	WRPRTERR	ERRIE
Programming error	PGERR	ERRIE



RM0364 Rev 4 65/1124

## 3.5 Flash register description

The Flash memory registers have to be accessed by 32-bit words (half-word and byte accesses are not allowed).

## 3.5.1 Flash access control register (FLASH\_ACR)

Address offset: 0x00

Reset value: 0x0000 0030

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Res.	PRFT BS	PRFT BE	HLF CYA	LA	LATENCY[2:0]											
										r	rw	rw	rw	rw	rw	

Bits 31:6 Reserved, must be kept at reset value.

#### Bit 5 PRFTBS: Prefetch buffer status

This bit provides the status of the prefetch buffer.

0: Prefetch buffer is disabled

1: Prefetch buffer is enabled

#### Bit 4 PRFTBE: Prefetch buffer enable

0: Prefetch is disabled

1: Prefetch is enabled

### Bit 3 HLFCYA: Flash half cycle access enable

0: Half cycle is disabled

1: Half cycle is enabled

## Bits 2:0 LATENCY[2:0]: Latency

These bits represent the ratio of the HCLK period to the Flash access time.

000: Zero wait state, if 0 < HCLK ≤ 24 MHz

001: One wait state, if 24 MHz < HCLK  $\leq$  48 MHz

010: Two wait sates, if 48 < HCLK ≤ 72 MHz

## 3.5.2 Flash key register (FLASH\_KEYR)

Address offset: 0x04

Reset value: 0xXXXX XXXX

These bits are all write-only and return a 0 when read.

w	w	w	W	W	w	W	w	w	w	w	w	w	w	w	w
							FKEYF	R[15:0]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
w	w	w	W	W	w	w	w	w	w	w	w	W	w	w	w
							FKEYR	[31:16]							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16



### Bits 31:0 FKEYR: Flash key

These bits represent the keys to unlock the Flash.

## 3.5.3 Flash option key register (FLASH\_OPTKEYR)

Address offset: 0x08

Reset value: 0xXXXX XXXX

All the register bits are write-only and return a 0 when read.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							OPTKEY	R[31:16]							
w	W	W	W	W	W	w	w	W	W	W	W	W	w	W	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							OPTKE	/R[15:0]							
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bits 31:0 **OPTKEYR**: Option byte key

These bits represent the keys to unlock the OPTWRE.

## 3.5.4 Flash status register (FLASH\_SR)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	EOP	WRPRT ERR	Res.	PG ERR	Res.	BSY									
										rw	rw		rw		r

Bits 31:6 Reserved, must be kept at reset value.

Bit 5 EOP: End of operation

Set by hardware when a Flash operation (programming / erase) is completed. Reset by writing a 1

Note: EOP is asserted at the end of each successful program or erase operation

Bit 4 WRPRTERR: Write protection error

Set by hardware when programming a write-protected address of the Flash memory.

Reset by writing 1.

Bit 3 Reserved, must be kept at reset value.

RM0364 Rev 4 67/1124

### Bit 2 PGERR: Programming error

Set by hardware when an address to be programmed contains a value different from '0xFFFF' before programming.

Reset by writing 1.

Note: The STRT bit in the FLASH\_CR register should be reset before starting a programming operation.

Bit 1 Reserved, must be kept at reset value.

### Bit 0 BSY: Busy

This indicates that a Flash operation is in progress. This is set on the beginning of a Flash operation and reset when the operation finishes or when an error occurs.

## 3.5.5 Flash control register (FLASH\_CR)

Address offset: 0x10

68/1124

Reset value: 0x0000 0080

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	OBL_L AUNC H	EOPIE	Res.	ERRIE	OPTWR E	Res.	LOCK	STRT	OPTER	OPT PG	Res.	MER	PER	PG
		rw	rw		rw	rw		rw	rw	rw	rw		rw	rw	rw

Bits 31:14 Reserved, must be kept at reset value.

#### Bit 13 OBL\_LAUNCH: Force option byte loading

When set to 1, this bit forces the option byte reloading. This operation generates a system reset.

0: Inactive

1: Active

### Bit 12 **EOPIE**: End of operation interrupt enable

This bit enables the interrupt generation when the EOP bit in the FLASH\_SR register goes to 1.

0: Interrupt generation disabled

1: Interrupt generation enabled

Bit 11 Reserved, must be kept at reset value.

## Bit 10 **ERRIE**: Error interrupt enable

This bit enables the interrupt generation on an error when PGERR / WRPRTERR are set in the FLASH SR register.

0: Interrupt generation disabled

1: Interrupt generation enabled

### Bit 9 **OPTWRE**: Option bytes write enable

When set, the option bytes can be programmed. This bit is set on writing the correct key sequence to the FLASH\_OPTKEYR register.

This bit can be reset by software

Bit 8 Reserved, must be kept at reset value.

RM0364 Rev 4

#### Bit 7 LOCK: Lock

Write to 1 only. When it is set, it indicates that the Flash is locked. This bit is reset by hardware after detecting the unlock sequence.

In the event of unsuccessful unlock operation, this bit remains set until the next reset.

### Bit 6 STRT: Start

This bit triggers an ERASE operation when set. This bit is set only by software and reset when the BSY bit is reset.

Bit 5 **OPTER**: Option byte erase Option byte erase chosen.

Bit 4 **OPTPG**: Option byte programming Option byte programming chosen.

Bit 3 Reserved, must be kept at reset value.

Bit 2 MER: Mass erase

Erase of all user pages chosen.

Bit 1 **PER**: Page erase Page Erase chosen.

Bit 0 PG: Programming

Flash programming chosen.

## 3.5.6 Flash address register (FLASH\_AR)

Address offset: 0x14

Reset value: 0x0000 0000

This register is updated by hardware with the currently/last used address. For Page Erase operations, this should be updated by software to indicate the chosen page.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							FAR[	31:16]							
w	w	W	W	w	W	w	w	W	W	w	W	W	W	w	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							FAR[	[15:0]							
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	W

Bits 31:0 FAR: Flash Address

Chooses the address to program when programming is selected, or a page to erase when Page Erase is selected.

Note: Write access to this register is blocked when the BSY bit in the FLASH\_SR register is set.

57

RM0364 Rev 4 69/1124

## 3.5.7 Option byte register (FLASH\_OBR)

Address offset 0x1C

Reset value: 0xXXXX XX0X

It contains the level protection notifications, error during load of option bytes and user options.

The reset value of this register depends on the value programmed in the option byte and the OPTERR bit reset value depends on the comparison of the option byte and its complement during the option byte loading phase.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits 31:24 Data1

Bits 23:16 Data0

Bits 15:8 OBR: User Option Byte

Bit 15: Reserved, must be kept at reset value.

Bit 14: SRAM\_PE.

Bit 13: VDDA\_MONITOR

Bit 12: nBOOT1

Bit 11: Reserved, must be kept at reset value.

Bit 10: nRST\_STDBY Bit 9: nRST\_STOP Bit 8: WDG\_SW

Bits 7:3 Reserved, must be kept at reset value.

Bits 2:1 RDPRT[1:0]: Read protection Level status

00: Read protection Level 0 is enabled (ST production set up)

01: Read protection Level 1 is enabled

10: Reserved

11: Read protection Level 2 is enabled

Note: These bits are read-only.

Bit 0 OPTERR: Option byte Load error

When set, this indicates that the loaded option byte and its complement do not match. The corresponding byte and its complement are read as 0xFF in the FLASH OBR or FLASH WRPR register.

Note: This bit is read-only.

## 3.5.8 Write protection register (FLASH\_WRPR)

Address offset: 0x20

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WRP[31:16]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							WRP	[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 WRP: Write protect

This register contains the write-protection option bytes loaded by the OBL. These bits are read-only.

# 3.6 Flash register map

Table 8. Flash interface - register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0	
0x000	FLASH_ ACR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PRFTBS	PRFTBE	HLFCYA		LATENCY [2:0]		
	Reset value																											1	1	0	0	0	0	
0x004	FLASH_ KEYR															FK	ŒΥI	R[31	:0]															
	Reset value	х	х	х	х	х	х	х	x	х	х	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	
0x008	FLASH_ OPTKEYR	OPTKEYR[31:0]																																
	Reset Value	х	х	х	х	x	x	x	x	х	х	x	х	х	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	
0x00C	FLASH_ SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	EOP	WRPRTERR	Res.	PGERR	Res.	BSY	
	Reset value																											0	0		0		0	
0x010	FLASH_ CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OBL_LAUNCH	EOPIE	Res.	ERRIE	OPTWRE	Res.	LOCK	STRT	OPTER	OPTPG	Res.	MER	PER	PG	
	Reset value																			0	0		0	0		1	0	0	0		0	0	0	
0x014	FLASH_ AR															F	AR	[31:0	)]									1						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	



RM0364 Rev 4 71/1124

Table 8. Flash interface - register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x01C	FLASH_ OBR				7	Dala							00,000	Dalao				Res.	SRAM_PE	VDDA_MONITOR	nBOOT1	Res.	nRST_STDBY	nRST_STOP	WDG_SW	Res.	Res.	Res.	Res.	Res.	IO: NITGOGG	NDFN:[1:0]	OPTERR
	Reset value	х	х	х	х	х	x	х	x	х	х	х	х	x	x	х	x		х	х	х	x	х	х	x						х	x	х
0,4030	FLASH_ WRPR															٧	/RP	[31:	0]														
0x020	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Refer to Section 2.2 on page 47 for the register boundary addresses.

