

33 Revision history

Table 163. Document revision history

Date	Revision	Changes
29-Jun-2014	1	Initial release.
29-Sep-2015	2	Added <i>Section 9: Peripheral interconnect matrix</i> Updated Section 18.4.24: TIM1 option registers (TIM1_OR), Section 21: High Resolution Timer (HRTIM), <i>Section 5: Power control (PWR)</i> , <i>Section 14: Digital-to-analog converter (DAC1 and DAC2)</i>
06-Sep-2017	3	Bits 1,2,3,18,21,24,26,27,28,29,31 updated in the following sections: <ul style="list-style-type: none"> – <i>Section 11.2.6: External and internal interrupt/event line mapping</i> and note updated – <i>Section 11.3.1: Interrupt mask register (EXTI_IMR1)</i> and note updated – <i>Section 11.3.2: Event mask register (EXTI_EMR1)</i> – <i>Section 11.3.3: Rising trigger selection register (EXTI_RTSTR1)</i> – <i>Section 11.3.4: Falling trigger selection register (EXTI_FTSR1)</i> – <i>Section 11.3.5: Software interrupt event register (EXTI_SWIER1)</i> – <i>Section 11.3.6: Pending register (EXTI_PR1)</i>, <i>Section 11.3.7: Interrupt mask register (EXTI_IMR2)</i> and note removed – <i>Section 11.3.8: Event mask register (EXTI_EMR2)</i> – <i>Section 11.3.9: Rising trigger selection register (EXTI_RTSTR2)</i> – <i>Section 11.3.10: Falling trigger selection register (EXTI_FTSR2)</i> – <i>Section 11.3.11: Software interrupt event register (EXTI_SWIER2)</i> – <i>Section 11.3.12: Pending register (EXTI_PR2)</i> Updated <i>Section 26.6.16: RTC tamper and alternate function configuration register (RTC_TAFCR)</i> to modify bits 5 and 6.
16-Jun-2020	4	Updated: <ul style="list-style-type: none"> – Sections order (homogeneous STM32 reference manuals) – <i>Section 1: Documentation conventions</i> – <i>Section 2.2: Memory organization</i> – <i>Section 11: Direct memory access controller (DMA)</i> – <i>Section 17.6.10: TSC I/O group x counter register (TSC_I0GxCR)</i> – <i>Section 21.3.6: Set/reset events priorities and narrow pulses management</i> – <i>Section 18.4.7: TIM1 capture/compare mode register 1 [alternate] (TIM1_CCMR1)</i> – <i>Section 18.4.9: TIM1 capture/compare mode register 2 [alternate] (TIM1_CCMR2)</i> – <i>Figure 321: Watchdog block diagram</i> – <i>Section 26.3.4: Real-time clock and calendar</i> – <i>Section 27.4.1: I2C block diagram</i> – <i>Section 27.5: I2C low-power modes</i> – <i>Section 27.6: I2C interrupts</i>