

## 33 Revision history

**Table 179. Document revision history**

Date	Revision	Changes
12-Apr-2022	1	Initial release.
21-Jul-2022	2	<p>Section <a href="#">Fast programming</a> - row size corrected.</p> <p><a href="#">Table 18: Organization of option bytes</a> now contains links to option registers and the duplicated description is removed.</p> <p>Format of reset values of option registers updated and/or corrected.</p> <p>Note in bit 16 of <a href="#">FLASH security register (FLASH_SECR)</a> updated.</p> <p>Updated <a href="#">Section 17.3.18: Clearing the OCxREF signal on an external event</a>.</p> <p>OC1M[3:0] bitfield description updated in <a href="#">Section 17.4.8: TIM1 capture/compare mode register 1 [alternate] (TIM1_CCMR1)</a>, <a href="#">Section 18.4.8: TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1) (x = 2 to 3)</a>, <a href="#">Section 19.4.6: TIM14 capture/compare mode register 1 [alternate] (TIM14_CCMR1)</a>, and <a href="#">Section 20.6.7: TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 16 to 17)</a>.</p> <p>USART2 information in <a href="#">Table 27: Device resources enabled in different operating modes</a> corrected.</p> <p>Spurious “TIM15” removed from <a href="#">Section 6.2.7: Clock security system (CSS)</a>.</p> <p>Cross-reference to DBG added in WWDG <a href="#">Section 23.3.5: Debug mode</a>.</p> <p><a href="#">Section 24.2: RTC main features</a> corrected (spurious “or by a tamper event” removed).</p>
03-Dec-2022	3	<p>First public release.</p> <p><a href="#">Section 5.3.2: Low-power modes</a>, bulleted point Standby mode.</p> <p><a href="#">Section 6.2: Clocks</a>, bulleted point TIMx.</p> <p><a href="#">Figure 9: Clock tree</a>.</p> <p><a href="#">Section 6.3: Low-power modes</a>, removal of “USART2”.</p> <p><a href="#">Section Converting a supply-relative ADC measurement to an absolute voltage value</a>.</p> <p><a href="#">Figure 100: Break and Break2 circuitry overview</a> - note under the figure corrected.</p> <p><a href="#">Section 17.3.25: Interfacing with Hall sensors</a> - removal of “TIM4”.</p> <p><a href="#">Figure 207: Break circuitry overview</a> - note under the figure corrected.</p>
10-Jul-2024	4	<p>Document device reference from “STM32C0x1” to “STM32C0 series”;</p> <p>Integration of the information relative to STM32C071xx.</p> <p>Cover page: added reference to the errata sheets.</p> <p>Added <a href="#">Section 7: Clock recovery system (CRS)</a> and <a href="#">Section 29: Universal serial bus full-speed host/device interface (USB)</a>.</p> <p><b>Memory mapping:</b> Added <a href="#">Table 1: Peripherals or functions versus products</a>.</p> <p>Updated <a href="#">Figure 2: Memory map</a>, <a href="#">Table 2: STM32C011xx and STM32C031xx boundary addresses</a>, and <a href="#">Table 7: STM32C0 series peripheral register boundary addresses</a>; added <a href="#">Table 4: STM32C071xx boundary addresses</a>.</p> <p>Promoted <a href="#">Section 3: Boot modes</a> to the first level and updated. Demoted <a href="#">Section 3.1: Boot configuration</a> as a subsection. Reworked <a href="#">Section 3.1.4: Empty check</a>. In the table of boundary addresses, “Code” replaced with “FLASH” and “FLASH or SRAM”;</p>