23 Cryptographic processor (CRYP)

This section applies to STM32F415/417xx and STM32F43xxx devices.

23.1 CRYP introduction

The cryptographic processor can be used to both encipher and decipher data using the DES, Triple-DES or AES (128, 192, or 256) algorithms. It is a fully compliant implementation of the following standards:

- The data encryption standard (DES) and Triple-DES (TDES) as defined by Federal Information Processing Standards Publication (FIPS PUB 46-3, 1999 October 25). It follows the American National Standards Institute (ANSI) X9.52 standard.
- The advanced encryption standard (AES) as defined by Federal Information Processing Standards Publication (FIPS PUB 197, 2001 November 26)

The CRYP processor performs data encryption and decryption using DES and TDES algorithms in Electronic codebook (ECB) or Cipher block chaining (CBC) mode.

The CRYP peripheral is a 32-bit AHB2 peripheral. It supports DMA transfer for incoming and processed data, and has input and output FIFOs (each 8 words deep).

23.2 CRYP main features

- Suitable for AES, DES and TDES enciphering and deciphering operations
- AES
 - Supports the ECB, CBC, CTR, CCM and GCM chaining algorithms (CCM and GCM are available on STM32F42xxx and STM32F43xxx only)
 - Supports 128-, 192- and 256-bit keys
 - 4 × 32-bit initialization vectors (IV) used in the CBC, CTR, CCM and GCM modes

Table 112. Number of cycles required to process each 128-bit block (STM32F415/417xx)

Algorithm / Key size	ECB	CBC	CTR
128b	14	14	14
192b	16	16	16
256b	18	18	18

Table 113. Number of cycles required to process each 128-bit block (STM32F43xxx)

Algorithm /	ECB	СВС	CTR		G	СМ			C	СМ	
Key size	LOB	ОВС	O I K	Init	Header	Payload	Tag	Init	Header	Payload	Tag
128b	14	14	14	24	10	14	14	12	14	25	14



RM0090 Rev 21 723/1757

Table 113. Number of cycles required to process each 128-bit block (STM32F43xxx)

	192b	16	16	16	28	10	16	16	14	16	29	16
ſ	256b	18	18	18	32	10	18	18	16	18	33	18

DES/TDES

- Direct implementation of simple DES algorithms (a single key, K1, is used)
- Supports the ECB and CBC chaining algorithms
- Supports 64-, 128- and 192-bit keys (including parity)
- 2 × 32-bit initialization vectors (IV) used in the CBC mode
- 16 HCLK cycles to process one 64-bit block in DES
- 48 HCLK cycles to process one 64-bit block in TDES
- Common to DES/TDES and AES
 - IN and OUT FIFO (each with an 8-word depth, a 32-bit width, corresponding to 4 DES blocks or 2 AES blocks)
 - Automatic data flow control with support of direct memory access (DMA) (using 2 channels, one for incoming data the other for processed data)
 - Data swapping logic to support 1-, 8-, 16- or 32-bit data

724/1757 RM0090 Rev 21

23.3 CRYP functional description

The cryptographic processor implements a Triple-DES (TDES, that also supports DES) core and an AES cryptographic core. *Section 23.3.1* and *Section 23.3.2* provide details on these cores.

Since the TDES and the AES algorithms use block ciphers, incomplete input data blocks have to be padded prior to encryption (extra bits should be appended to the trailing end of the data string). After decryption, the padding has to be discarded. The hardware does not manage the padding operation, the software has to handle it.

Figure 216 shows the block diagram of the cryptographic processor.




Figure 216. Block diagram (STM32F415/417xx)

47/

RM0090 Rev 21 725/1757




Figure 217. Block diagram (STM32F43xxx)

23.3.1 DES/TDES cryptographic core

The DES/Triple-DES cryptographic core consists of three components:

- The DES algorithm (DEA)
- Multiple keys (1 for the DES algorithm, 1 to 3 for the TDES algorithm)
- The initialization vector (used in the CBC mode)

The basic processing involved in the TDES is as follows: an input block is read in the DEA and encrypted using the first key, K1 (K0 is not used in TDES mode). The output is then decrypted using the second key, K2, and encrypted using the third key, K3. The key depends on the algorithm which is used:

- DES mode: Key = [K1]
- TDES mode: Key = [K3 K2 K1]

where Kx=[KxR KxL], R = right, L = left

According to the mode implemented, the resultant output block is used to calculate the ciphertext.

Note that the outputs of the intermediate DEA stages is never revealed outside the cryptographic boundary.

726/1757 RM0090 Rev 21

The TDES allows three different keying options:

Three independent keys

The first option specifies that all the keys are independent, that is, K1, K2 and K3 are independent. FIPS PUB 46-3 – 1999 (and ANSI X9.52 – 1998) refers to this option as the Keying Option 1 and, to the TDES as 3-key TDES.

Two independent keys

The second option specifies that K1 and K2 are independent and K3 is equal to K1, that is, K1 and K2 are independent, K3 = K1. FIPS PUB 46-3 – 1999 (and ANSI X9.52 – 1998) refers to this second option as the Keying Option 2 and, to the TDES as 2-key TDES.

Three equal keys

The third option specifies that K1, K2 and K3 are equal, that is, K1 = K2 = K3. FIPS PUB 46-3 - 1999 (and ANSI X9.52 - 1998) refers to the third option as the Keying Option 3. This "1-key" TDES is equivalent to single DES.

FIPS PUB 46-3 – 1999 (and ANSI X9.52-1998) provides a thorough explanation of the processing involved in the four operation modes supplied by the TDEA (TDES algorithm): TDES-ECB encryption, TDES-ECB decryption, TDES-CBC encryption and TDES-CBC decryption.

This reference manual only gives a brief explanation of each mode.

DES and TDES Electronic codebook (DES/TDES-ECB) mode

DES/TDES-ECB mode encryption

Figure 218 illustrates the encryption in DES and TDES Electronic codebook (DES/TDES-ECB) mode. A 64-bit plaintext data block (P) is used after bit/byte/half-word swapping (refer to Section 23.3.3: Data type on page 742) as the input block (I). The input block is processed through the DEA in the encrypt state using K1. The output of this process is fed back directly to the input of the DEA where the DES is performed in the decrypt state using K2. The output of this process is fed back directly to the input of the DEA where the DES is performed in the encrypt state using K3. The resultant 64-bit output block (O) is used, after bit/byte/half-word swapping, as ciphertext (C) and it is pushed into the OUT FIFO.

• DES/TDES-ECB mode decryption

Figure 219 illustrates the DES/TDES-ECB decryption. A 64-bit ciphertext block (C) is used, after bit/byte/half-word swapping, as the input block (I). The keying sequence is reversed compared to that used in the encryption process. The input block is processed through the DEA in the decrypt state using K3. The output of this process is fed back directly to the input of the DEA where the DES is performed in the encrypt state using K2. The new result is directly fed to the input of the DEA where the DES is performed in the decrypt state using K1. The resultant 64-bit output block (O), after bit/byte/half-word swapping, produces the plaintext (P).



RM0090 Rev 21 727/1757




Figure 218. DES/TDES-ECB mode encryption

1. K: key; C: cipher text; I: input block; O: output block; P: plain text.

IN FIFO ciphertext C C, 64 bits DATATYPE swapping I, 64 bits DEA, decrypt K3 DEA, encrypt K2 DEA, decrypt O, 64 bits DATATYPE swapping P, 64 bits **OUT FIFO** plaintext P MS19021V1

Figure 219. DES/TDES-ECB mode decryption

1. K: key; C: cipher text; I: input block; O: output block; P: plain text.

728/1757



DES and TDES Cipher block chaining (DES/TDES-CBC) mode

DES/TDES-CBC mode encryption

Figure 220 illustrates the DES and Triple-DES Cipher block chaining (DES/TDES-CBC) mode encryption. This mode begins by dividing a plaintext message into 64-bit data blocks. In TCBC encryption, the first input block (I1), obtained after bit/byte/halfword swapping (refer to Section 23.3.3: Data type on page 742), is formed by exclusive-ORing the first plaintext data block (P1) with a 64-bit initialization vector IV (I1 = IV \oplus P₁). The input block is processed through the DEA in the encrypt state using K1. The output of this process is fed back directly to the input of the DEA, which performs the DES in the decrypt state using K2. The output of this process is fed directly to the input of the DEA, which performs the DES in the encrypt state using K3. The resultant 64-bit output block (O₁) is used directly as the ciphertext (C₁), that is, C₁ = O₁. This first ciphertext block is then exclusive-ORed with the second plaintext data block to produce the second input block, (l_2) = ($C_1 \oplus P_2$). Note that l_2 and P_2 now refer to the second block. The second input block is processed through the TDEA to produce the second ciphertext block. This encryption process continues to "chain" successive cipher and plaintext blocks together until the last plaintext block in the message is encrypted. If the message does not consist of an integral number of data blocks, then the final partial data block should be encrypted in a manner specified for the application.

DES/TDES-CBC mode decryption

In DES/TDES-CBC decryption (see *Figure 221*), the first ciphertext block (C₁) is used directly as the input block (I₁). The keying sequence is reversed compared to that used for the encrypt process. The input block is processed through the DEA in the decrypt state using K3. The output of this process is fed directly to the input of the DEA where the DES is processed in the encrypt state using K2. This resulting value is directly fed to the input of the DEA where the DES is processed in the decrypt state using K1. The resulting output block is exclusive-ORed with the IV (which must be the same as that used during encryption) to produce the first plaintext block (P₁ = O₁ \oplus IV). The second ciphertext block is then used as the next input block and is processed through the TDEA. The resulting output block is exclusive-ORed with the first ciphertext block to produce the second plaintext data block (P₂ = O₂ \oplus C₁). (Note that P₂ and O₂ refer to the second block of data.) The TCBC decryption process continues in this manner until the last complete ciphertext block has been decrypted. Ciphertext representing a partial data block must be decrypted in a manner specified for the application.



RM0090 Rev 21 729/1757




Figure 220. DES/TDES-CBC mode encryption

 K: key; C: cipher text; I: input block; O: output block; Ps: plain text before swapping (when decoding) or after swapping (when encoding); P: plain text; IV: initialization vectors.






Figure 221. DES/TDES-CBC mode decryption

 K: key; C: cipher text; I: input block; O: output block; Ps: plain text before swapping (when decoding) or after swapping (when encoding); P: plain text; IV: initialization vectors.

23.3.2 AES cryptographic core

The AES cryptographic core consists of three components:

- The AES algorithm (AEA: advanced encryption algorithm)
- Multiple keys
- Initialization vector(s) or Nonce

The AES utilizes keys of 3 possible lengths: 128, 192 or 256 bits and, depending on the operation mode used, zero or one 128-bit initialization vector (IV).

The basic processing involved in the AES is as follows: an input block of 128 bits is read from the input FIFO and sent to the AEA to be encrypted using the key (K0...3). The key format depends on the key size:

- If Key size = 128: Key = [K3 K2]
- If Key size = 192: Key = [K3 K2 K1]
- If Key size = 256: Key = [K3 K2 K1 K0]

where Kx=[KxR KxL],R=right, L=left

According to the mode implemented, the resultant output block is used to calculate the ciphertext.

FIPS PUB 197 (November 26, 2001) provides a thorough explanation of the processing involved in the four operation modes supplied by the AES core: AES-ECB encryption, AES-

4

RM0090 Rev 21 731/1757

ECB decryption, AES-CBC encryption and AES-CBC decryption. This reference manual only gives a brief explanation of each mode.

AES Electronic codebook (AES-ECB) mode

AES-ECB mode encryption

Figure 222 illustrates the AES Electronic codebook (AES-ECB) mode encryption. In AES-ECB encryption, a 128- bit plaintext data block (P) is used after bit/byte/half-word swapping (refer to Section 23.3.3: Data type on page 742) as the input block (I). The input block is processed through the AEA in the encrypt state using the 128, 192 or 256-bit key. The resultant 128-bit output block (O) is used after bit/byte/half-word swapping as ciphertext (C). It is then pushed into the OUT FIFO.

AES-ECB mode decryption

Figure 223 illustrates the AES Electronic codebook (AES-ECB) mode encryption.

To perform an AES decryption in the ECB mode, the secret key has to be prepared (it is necessary to execute the complete key schedule for encryption) by collecting the last round key, and using it as the first round key for the decryption of the ciphertext. This preparation function is computed by the AES core. Refer to Section 23.3.6: Procedure to perform an encryption or a decryption for more details on how to prepare the key.

In AES-ECB decryption, a 128-bit ciphertext block (C) is used after bit/byte/half-word swapping as the input block (I). The keying sequence is reversed compared to that of the encryption process. The resultant 128-bit output block (O), after bit/byte or half-word swapping, produces the plaintext (P).




Figure 222. AES-ECB mode encryption

- 1. K: key; C: cipher text; I: input block; O: output block; P: plain text.
- 2. If Key size = 128: Key = [K3 K2]. If Key size = 192: Key = [K3 K2 K1] If Key size = 256: Key = [K3 K2 K1 K0].



732/1757 RM0090 Rev 21




Figure 223. AES-ECB mode decryption

- 1. K: key; C: cipher text; I: input block; O: output block; P: plain text.
- 2. If Key size = 128 => Key = [K3 K2]. If Key size = 192 => Key = [K3 K2 K1] If Key size = 256 => Key = [K3 K2 K1 K0].

AES Cipher block chaining (AES-CBC) mode

AES-CBC mode encryption

The AES Cipher block chaining (AES-CBC) mode decryption is shown on *Figure 224*. In AES-CBC encryption, the first input block (I₁) obtained after bit/byte/half-word swapping (refer to *Section 23.3.3: Data type on page 742*) is formed by exclusive-ORing the first plaintext data block (P₁) with a 128-bit initialization vector IV (I₁ = IV \oplus P₁). The input block is processed through the AEA in the encrypt state using the 128-, 192- or 256-bit key (K0...K3). The resultant 128-bit output block (O₁) is used directly as ciphertext (C₁), that is, C₁ = O₁. This first ciphertext block is then exclusive-ORed with the second plaintext data block to produce the second input block, (I₂) = (C₁ \oplus P₂). Note that I₂ and P₂ now refer to the second block. The second input block is processed through the AEA to produce the second ciphertext block. This encryption process continues to "chain" successive cipher and plaintext blocks together until the last plaintext block in the message is encrypted. If the message does not consist of an integral number of data blocks, then the final partial data block should be encrypted in a manner specified for the application.

In the CBC mode, like in the ECB mode, the secret key must be prepared to perform an AES decryption. Refer to Section 23.3.6: Procedure to perform an encryption or a decryption on page 747 for more details on how to prepare the key.

AES-CBC mode decryption

In AES-CBC decryption (see *Figure 225*), the first 128-bit ciphertext block (C₁) is used directly as the input block (I₁). The input block is processed through the AEA in the decrypt state using the 128-, 192- or 256-bit key. The resulting output block is exclusive-ORed with the 128-bit initialization vector IV (which must be the same as that used during encryption) to produce the first plaintext block (P₁ = O₁ \oplus IV). The second ciphertext block is then used as the next input block and is processed through the AEA. The resulting output block is exclusive-ORed with the first ciphertext block to produce the second plaintext data block (P₂ = O₂ \oplus C₁). (Note that P₂ and O₂ refer to the second



RM0090 Rev 21 733/1757

block of data.) The AES-CBC decryption process continues in this manner until the last complete ciphertext block has been decrypted. Ciphertext representing a partial data block must be decrypted in a manner specified for the application.




Figure 224. AES-CBC mode encryption

- 1. K: key; C: cipher text; I: input block; O: output block; Ps: plain text before swapping (when decoding) or after swapping (when encoding); P: plain text; IV: Initialization vectors.
- IVx=[IVxR IVxL], R=right, L=left.
- 3. If Key size = 128 => Key = [K3 K2]. If Key size = 192 => Key = [K3 K2 K1] If Key size = 256 => Key = [K3 K2 K1 K0].






Figure 225. AES-CBC mode decryption

- 1. K: key; C: cipher text; I: input block; O: output block; Ps: plain text before swapping (when decoding) or after swapping (when encoding); P: plain text; IV: Initialization vectors.
- 2. IVx=[IVxR IVxL], R=right, L=left.
- 3. If Key size = 128 => Key = [K3 K2]. If Key size = 192 => Key = [K3 K2 K1] If Key size = 256 => Key = [K3 K2 K1 K0].

AES counter mode (AES-CTR) mode

The AES counter mode uses the AES block as a key stream generator. The generated keys are then XORed with the plaintext to obtain the cipher. For this reason, it makes no sense to speak of different CTR encryption/decryption, since the two operations are exactly the same.

In fact, given:

- Plaintext: P[0], P[1], ..., P[n] (128 bits each)
- A key K to be used (the size does not matter)
- An initial counter block (call it ICB but it has the same functionality as the IV of CBC)

The cipher is computed as follows:

C[i] = enck(iv[i]) xor P[i], where:

iv[0] = ICB and iv[i+1] = func(iv[i]), where func is an update function
applied to the previous iv block; func is basically an increment of one of the fields
composing the iv block.

Given that the ICB for decryption is the same as the one for encryption, the key stream generated during decryption is the same as the one generated during encryption. Then, the ciphertext is XORed with the key stream in order to retrieve the original plaintext. The decryption operation therefore acts exactly in the same way as the encryption operation.

47/

RM0090 Rev 21 735/1757

Figure 226 and Figure 227 illustrate AES-CTR encryption and decryption, respectively.




Figure 226. AES-CTR mode encryption

1. K: key; C: cipher text; I: input Block; o: output block; Ps: plain text before swapping (when decoding) or after swapping (when encoding); Cs: cipher text after swapping (when decoding) or before swapping (when encoding); P: plain text; IV: Initialization vectors.






Figure 227. AES-CTR mode decryption

1. K: key; C: cipher text; I: input Block; o: output block; Ps: plain text before swapping (when decoding) or after swapping (when encoding); Cs: cipher text after swapping (when decoding) or before swapping (when encoding); P: plain text; IV: Initialization vectors.

Figure 228 shows the structure of the IV block as defined by the standard [2]. It is composed of three distinct fields.




Figure 228. Initial counter block structure for the Counter mode

- Nonce is a 32-bit, single-use value. A new nonce should be assigned to each different communication.
- The initialization vector (IV) is a 64-bit value and the standard specifies that the encryptor must choose IV so as to ensure that a given value is used only once for a given key
- The counter is a 32-bit big-endian integer that is incremented each time a block has been encrypted. The initial value of the counter should be set to '1'.

The block increments the least significant 32 bits, while it leaves the other (most significant) 96 bits unchanged.



RM0090 Rev 21 737/1757

AES Galois/counter mode (GCM)

The AES Galois/counter mode (GCM) allows encrypting and authenticating the plaintext, and generating the correspondent ciphertext and tag (also known as message authentication code or message integrity check). This algorithm is based on AES counter mode to ensure confidentiality. It uses a multiplier over a fixed finite field to generate the tag. An initialization vector is required at the beginning of the algorithm.

The message to be processed is split into 2 parts:

- The header (also knows as additional authentication data): data which is authenticated but no protected (such as information for routing the packet)
- The payload (also knows as plaintext or ciphertext): the message itself which is authenticated and encrypted.

Note: The header must precede the payload and the two parts cannot be mixed together.

The GCM standard requires to pass, at the end of the message, a specific 128-bit block composed of the size of the header (64 bits) and the size of the payload (64 bits). During the computation, the header blocks must be distinguished from the payload blocks.

In GCM mode, four steps are required to perform an encryption/decryption:

AT/

1. GCM init phase

During this first step, the HASH key is calculated and saved internally to be used for processing all the blocks. It is recommended to follow the sequence below:

- Make sure that the cryptographic processor is disabled by clearing the CRYPEN bit in the CRYP_CR register.
- b) Select the GCM chaining mode by programming ALGOMODE bits to '01000' in CRYP CR.
- c) Configure GCM_CCMPH bits to '00' in CRYP_CR to start the GCM Init phase.
- d) Initialize the key registers (128,192 and 256 bits) in CRYP_KEYRx as well as the initialization vector (IV).
- e) Set CRYPEN bit to '1' to start the calculation of the HASH key.
- f) Wait for the CRYPEN bit to be cleared to '0' before moving on to the next phase.
- g) Set the CRYPEN bit to '1'.

2. GCM header phase

This step must be performed after the GCM Init phase:

- Set the GCM_CCMPH bits to '01' in CRYP_CR to indicate that the header phase has started.
- i) Write the header data. Three methods can be used:
- Program the data by blocks of 32 bits into the CRYP_DIN register, and use the IFNF flag to determine if the input FIFO can receive data. The size of the header must be a multiple of 128 bits (4 words).
- Program the data into the CRYP_DIN register by blocks of 8 words, and use the IFEM flag to determine if the input FIFO can receive data (IFEM='1'). The size of the header must be a multiple of 128 bits (4 words).
- Use the DMA.
- j) Once all header data have been supplied, wait until the BUSY bit is cleared in the CRYP_SR register.
- 3. GCM payload phase (encryption/decryption)

This step must be performed after the GCM header phase:

- k) Configure GCM CCMPH to '10' in the CRYP CR register.
- Select the algorithm direction (encryption or decryption) by using the ALGODIR bit in CRYP_CR.
- m) Program the payload message into the CRYP_DIN register, and use the IFNF flag to determine if the input FIFO can receive data. Alternatively, the data could be programmed into the CRYP_DIN register by blocks of 8 words and the IFEM flag used to determine if the input FIFO can receive data (IFEM='1'). In parallel, the



RM0090 Rev 21 739/1757

- OFNE/OFFU flag of the CRYP_DOUT register can be monitored to check if the output FIFO is not empty.
- Repeat the previous step until all payload blocks have been encrypted or decrypted. Alternatively, DMA could be used.
- 4. GCM final phase

This step generates the authentication tag:

- o) Configure GCM_CCMPH[1:0] to '11' in CRYP_CR.
- p) Write the input into the CRYP_DIN register 4 times. The input must contain the number of bits in the header (64 bits) concatenated with the number of bits in the payload (64 bits).
- q) Wait till the OFNE flag (FIFO output not empty) is set to '1' in the CRYP_SR register.
- Read the CRYP_DOUT register 4 times: the output corresponds to the authentication tag.
- s) Disable the cryptographic processor (CRYPEN bit in CRYP_CR = '0')

Note:

When a decryption is performed, it is not required to compute the key at the beginning. At the end of the decryption, the generated tag should be compared with the expected tag passed with the message. In addition, the ALGODIR bit (algorithm direction) must be set to '1'. No need to disable/enable CRYP processor when moving from header phase to tag phase.

AES Galois message authentication code (GMAC)

The cryptographic processor also supports GMAC to authenticate the plaintext. It uses the GCM algorithm and a multiplier over a fixed finite field to generate the corresponding tag.

An initialization vector is required at the beginning of the algorithm.

Actually, the GMAC algorithm corresponds to the GCM algorithm applied on a message composed of the header only. As a consequence, the payload phase is not required.

AES combined cipher machine (CCM)

The CCM algorithm allows encrypting and authenticating the plaintext, as well as generating the corresponding ciphertext and tag (also known as message authentication code or message integrity check). This algorithm is based on AES counter mode to ensure confidentiality. It uses the AES CBC mode to generate a 128-bit tag.

The CCM standard (RFC 3610 Counter with CBC-MAC (CCM) dated September 2003) defines particular encoding rules for the first authentication block (called B0 in the standard). In particular, the first block includes flags, a nonce and the payload length expressed in bytes. The CCM standard specifies another format, called A or counter, for encryption/decryption. The counter is incremented during the payload phase and its 32 LSB bits are initialized to '1' during the tag generation (called A0 packet in the CCM standard).

Note:

The hardware does not perform the formatting operation of the B0 packet. It should be handled by the software.

As for the GCM algorithm, the message to be processed is split into 2 parts:

- The header (also knows as additional authentication data): data which is authenticated but no protected (such as information for routing the packet)
- The payload (also knows as plaintext or ciphertext): the message itself which is authenticated and encrypted.

4

740/1757 RM0090 Rev 21

Note: The header part must precede the payload and the two parts cannot be mixed together.

In CCM mode, 4 steps are required to perform and encryption or decryption:

1. CCM init phase

In this first step, the B0 packet of the CCM message (1st packet) is programmed into the CRYP_DIN register. During this phase, the CRYP_DOUT register does not contain any output data.

The following sequence must be followed:

- Make sure that the cryptographic processor is disabled by clearing the CRYPEN bit in the CRYP_CR register.
- Select the CCM chaining mode by programming the ALGOMODE bits to '01001' in the CRYP CR register.
- c) Configure the GCM_CCMPH bits to '00' in CRYP_CR to start the CCM Init phase.
- Initialize the key registers (128,192 and 256 bits) in CRYP_KEYRx as well as the initialization vector (IV).
- e) Set the CRYPEN bit to '1' in CRYP_CR.
- f) Program the B0 packet into the input data register.
- g) Wait for the CRYPEN bit to be cleared before moving on to the next phase.
- h) Set CRYPEN to '1'.

2. CCM header phase

This step must be performed after the CCM Init phase. The sequence is identical for encryption and decryption.

During this phase, the CRYP_DOUT register does not contain any output data.

This phase can be skipped if there is no additional authenticated data.

The following sequence must be followed:

- Set the GCM_CCMPH bit to '01' in CRYP_CR to indicate that the header phase has started.
- j) Three methods can be used:
- Program the header data by blocks of 32 bits into the CRYP_DIN register, and use the IFNF flag to determine if the input FIFO can receive data. The size of the header must be a multiple of 128 bits (4 words).
- Program the header data into the CRYP_DIN register by blocks of 8 words, and
 use the IFEM flag to determine if the input FIFO can receive data (IFEM='1'). The
 size of the header must be a multiple of 128 bits (4 words).
- Use the DMA.

4

RM0090 Rev 21 741/1757

Note:

The first block B1 must be formatted with the header length. This task should be handled by software.

- k) Once all header data have been supplied, wait until the BUSY flag is cleared.
- CCM payload phase (encryption/decryption)

This step must be performed after the CCM header phase. During this phase, the encrypted/decrypted payload is stored in the CRYP_DOUT register.

The following sequence must be followed:

- I) Configure GCM_CCMPH bits to '10' in CRYP_CR.
- m) Select the algorithm direction (encryption or decryption) by using the ALGODIR bit in CRYP_CR.
- n) Program the payload message into the CRYP_DIN register, and use the IFNF flag to determine if the input FIFO can receive data. Alternatively, the data could be programmed into the CRYP_DIN register by blocks of 8 words and the IFEM flag used to determine if the input FIFO can receive data (IFEM='1'). In parallel, the OFNE/OFFU flag of the CRYP_DOUT register can be monitored to check if the output FIFO is not empty.
- o) Repeat the previous step until all payload blocks have been encrypted or decrypted. Alternatively, DMA could be used.

CCM final phase

This step generates the authentication tag. During this phase, the authentication tag of the message is generated and stored in the CRYP_DOUT register.

- p) Configure GCM CCMPH[1:0] bits to '11' in CRYP CR.
- q) Load the A0 initialized counter, and program the 128-bit A0 value by writing 4 times 32 bits into the CRYP DIN register.
- r) Wait till the OFNE flag (FIFO output not empty) is set to '1' in the CRYP_SR register.
- s) Read the CRYP_DOUT register 4 times: the output corresponds to the encrypted authentication tag.
- t) Disable the cryptographic processor (CRYPEN bit in CRYP CR = '0')

Note:

The hardware does not perform the formatting of the original B0 and B1 packets and the tag comparison between encryption and decryption. They have to be handled by software.

The cryptographic processor does not need to be disabled/enabled when moving from the header phase to the tag phase.

AES cipher message authentication code (CMAC)

The CMAC algorithm allows authenticating the plaintext, and generating the corresponding tag. The CMAC sequence is identical to the CCM one, except that the payload phase is skipped.

23.3.3 Data type

Data enter the CRYP processor 32 bits (word) at a time as they are written into the CRYP_DIN register. The principle of the DES is that streams of data are processed 64 bits by 64 bits and, for each 64-bit block, the bits are numbered from M1 to M64, with M1 the leftmost bit and M64 the right-most bit of the block. The same principle is used for the AES, but with a 128-bit block size.



The system memory organization is little-endian: whatever the data type (bit, byte, 16-bit half-word, 32-bit word) used, the least-significant data occupy the lowest address locations. A bit, byte, or half-word swapping operation (depending on the kind of data to be encrypted) therefore has to be performed on the data read from the IN FIFO before they enter the CRYP processor. The same swapping operation should be performed on the CRYP data before they are written into the OUT FIFO. For example, the operation would be byte swapping for an ASCII text stream.

The kind of data to be processed is configured with the DATATYPE bitfield in the CRYP control register (CRYP_CR).

Table 114. Data types

DATATYPE in CRYP_CR	Swapping performed	System memory data (plaintext or cypher)
00b	No swapping	Example: TDES block value 0xABCD77206973FE01 is represented in system memory as: TDES block size = 64bit = 2x 32 bit 0xABCD7720 6973FE01 oxABCD7720 @ ①x6973FE01 ①x6973FE01
01b	Half-word (16-bit) swapping	Example: TDES block value 0xABCD77206973FE01 is represented in system memory as: TDES block size = 64bit = 2x 32 bit 0xABCD 7720 6973 FE01 0xFE01 6973 @ #4
10b	Byte (8-bit) swapping	Example: TDES block value 0xABCD77206973FE01 is represented in system memory as: TDES block size = 64bit = 2x 32 bit 0xAB CD 77 20 69 73 FE 01 0x 01 FE 73 69 @+4
11b	Bit swapping	TDES block value 0x4E6F772069732074 is represented in system memory as: TDES Bloc size = 64bit = 2x 32 bit system memory 0x4E 6F 77 20 69 73 20 74 0x04 EE F6 72 0x2E 04 CE 96 0x2E 04 CE 96 0x2E 04 CE 96 0x4E 010 1110 0110 0111 0110 0110 0000 0x10 1110 0110 0111 0110 0111 0110 0110

Figure 229 shows how the 64-bit data block M1...64 is constructed from two consecutive 32-bit words popped off the IN FIFO by the CRYP processor, according to the DATATYPE value. The same schematic can easily be extended to form the 128-bit block for the AES



RM0090 Rev 21 743/1757

ai16075

cryptographic algorithm (for the AES, the block length is four 32-bit words, but swapping only takes place at word level, so it is identical to the one described here for the TDES).

Note: The same swapping is performed between the IN FIFO and the CRYP data block, and between the CRYP data block and the OUT FIFO.

Figure 229. 64-bit block construction according to DATATYPE DATATYPE = 11b bit swapping operation bit 31 bit 30 bit 2 bit 1 bit 0 second word written into the CRYP_DIN register first word written into the CRYP_DIN register IN FIFO bit 30 bit 2 bit Q bit 31 bit 1 bit string M2 M30 M31 M32 M33 M34 M62 M63 M64 DATATYPE = 10b byte swapping operation Byte 1,2 Byte 1,3 Byte 1,1 Byte 1,0 second word written into the CRYP_DIN register bits 7...0 bits 7...0 bits 7...0 bits 7...0 Byte 0,3 Byte 0,2 Byte 0,1 Byte 0,0 IN FIFO first word written into the CRYP_DIN register bits 7...0 bits 7...0 bits 7...0 bits 7...0 (bit ordering within byte is unchanged) Byte 0,2 Byte 0,3 Byte 0,0 Byte 0,1 Byte 1,0 Byte 1,1 Byte 1,2 Byte 1,3 bit string M17...24 M33...40 M1...8 M9...16 M25...32 M41...48 M49...56 M57...64 hald-word swapping operation DATATYPE = 01b Half-word 1,0 Half-word 1,1 second word written into the CRYP_DIN register bits 15...0 bits 15...0 Half-word 0,1 Half-word 0,0 first word written into the CRYP_DIN register IN FIFO bits 15...0 bits 15...0 Half-word 1,0 Half-word 1.1 Half-word 0,0 Half-word 0,1 bit string M17...32 M49...64 M1...16 M33...48 No swapping operation DATATYPE = 00b Word 1 second word written into the CRYP_DIN register bits 31...0 Word 0 first word written into the CRYP_DIN register IN FIFO bits 31...0 Word 0 Word 1 bit string M1...32 M33...64

23.3.4 Initialization vectors - CRYP_IV0...1(L/R)

Initialization vectors are considered as two 64-bit data items. They therefore do not have the same data format and representation in system memory as plaintext or cypher data, and they are not affected by the DATATYPE value.

Initialization vectors are defined by two consecutive 32-bit words, CRYP_IVL (left part, noted as bits IV1...32) and CRYP_IVR (right part, noted as bits IV33...64).

During the DES or TDES CBC encryption, the CRYP_IV0(L/R) bits are XORed with the 64-bit data block popped off the IN FIFO after swapping (according to the DATATYPE value), that is, with the M1...64 bits of the data block. When the output of the DEA3 block is available, it is copied back into the CRYP_IV0(L/R) vector, and this new content is XORed with the next 64-bit data block popped off the IN FIFO, and so on.

During the DES or TDES CBC decryption, the CRYP_IV0(L/R) bits are XORed with the 64-bit data block (that is, with the M1...64 bits) delivered by the TDEA1 block before swapping (according to the DATATYPE value), and pushed into the OUT FIFO. When the XORed result is swapped and pushed into the OUT FIFO, the CRYP_IV0(L/R) value is replaced by the output of the IN FIFO, then the IN FIFO is popped, and a new 64-bit data block can be processed.

During the AES CBC encryption, the CRYP_IV0...1(L/R) bits are XORed with the 128-bit data block popped off the IN FIFO after swapping (according to the DATATYPE value). When the output of the AES core is available, it is copied back into the CRYP_IV0...1(L/R) vector, and this new content is XORed with the next 128-bit data block popped off the IN FIFO, and so on.

During the AES CBC decryption, the CRYP_IV0...1(L/R) bits are XORed with the 128-bit data block delivered by the AES core before swapping (according to the DATATYPE value) and pushed into the OUT FIFO. When the XORed result is swapped and pushed into the OUT FIFO, the CRYP_IV0...1(L/R) value is replaced by the output of the IN FIFO, then the IN FIFO is popped, and a new 128-bit data block can be processed.

During the AES CTR encryption or decryption, the CRYP_IV0...1(L/R) bits are encrypted by the AES core. Then the result of the encryption is XORed with the 128-bit data block popped off the IN FIFO after swapping (according to the DATATYPE value). When the XORed result is swapped and pushed into the OUT FIFO, the counter part of the CRYP_IV0...1(L/R) value (32 LSB) is incremented.

Any write operation to the CRYP_IV0...1(L/R) registers when bit BUSY = 1b in the CRYP_SR register is disregarded (CRYP_IV0...1(L/R) register content not modified). Thus, you must check that bit BUSY = 0b before modifying initialization vectors.



RM0090 Rev 21 745/1757




Figure 230. Initialization vectors use in the TDES-CBC encryption

23.3.5 CRYP busy state

When there is enough data in the input FIFO (at least 2 words for the DES or TDES algorithm mode, 4 words for the AES algorithm mode) and enough free-space in the output FIFO (at least 2 (DES/TDES) or 4 (AES) word locations), and when the bit CRYPEN = 1 in the CRYP_CR register, then the cryptographic processor automatically starts an encryption or decryption process (according to the value of the ALGODIR bit in the CRYP_CR register).

This process takes 48 AHB2 clock cycles for the Triple-DES algorithm, 16 AHB2 clock cycles for the simple DES algorithm, and 14, 16 or 18 AHB2 clock cycles for the AES with key lengths of 128, 192 or 256 bits, respectively. During the whole process, the BUSY bit in the CRYP_SR register is set to '1'. At the end of the process, two (DES/TDES) or four (AES) words are written by the CRYP Core into the output FIFO, and the BUSY bit is cleared. In

746/1757 RM0090 Rev 21



the CBC, CTR mode, the initialization vectors $CRYP_IVx(L/R)R$ (x = 0..3) are updated as well

A write operation to the key registers (CRYP_Kx(L/R)R, x = 0..3), the initialization registers (CRYP_IVx(L/R)R, x = 0..3), or to bits [9:2] in the CRYP_CR register are ignored when the cryptographic processor is busy (bit BUSY = 1b in the CRYP_SR register), and the registers are not modified. It is thus not possible to modify the configuration of the cryptographic processor while it is processing a block of data. It is however possible to clear the CRYPEN bit while BUSY = 1, in which case the ongoing DES, TDES or AES processing is completed and the two/four word results are written into the output FIFO, and then, only then, the BUSY bit is cleared.

Note:

When a block is being processed in the DES or TDES mode, if the output FIFO becomes full and if the input FIFO contains at least one new block, then the new block is popped off the input FIFO and the BUSY bit remains high until there is enough space to store this new block into the output FIFO.

23.3.6 Procedure to perform an encryption or a decryption

Initialization

- 1. Initialize the peripheral (the order of operations is not important except for the key preparation for AES-ECB or AES-CBC decryption. The key size and the key value must be entered before preparing the key and the algorithm must be configured once the key has been prepared):
 - Configure the key size (128-, 192- or 256-bit, in the AES only) with the KEYSIZE bits in the CRYP CR register
 - b) Write the symmetric key into the CRYP_KxL/R registers (2 to 8 registers to be written depending on the algorithm)
 - c) Configure the data type (1-, 8-, 16- or 32-bit), with the DATATYPE bits in the CRYP_CR register
 - d) In case of decryption in AES-ECB or AES-CBC, you must prepare the key: configure the key preparation mode by setting the ALGOMODE bits to '11' in the CRYP_CR register. Then write the CRYPEN bit to '1': the BUSY bit is set. Wait until BUSY returns to 0 (CRYPEN is automatically cleared as well): the key is prepared for decryption
 - e) Configure the algorithm and chaining (the DES/TDES in ECB/CBC, the AES in ECB/CBC/CTR/GCM/CCM) with the ALGOMODE bits in the CRYP_CR register
 - f) Configure the direction (encryption/decryption), with the ALGODIR bit in the CRYP_CR register
 - Write the initialization vectors into the CRYP_IVxL/R register (in CBC or CTR modes only)
- 2. Flush the IN and OUT FIFOs by writing the FFLUSH bit to 1 in the CRYP_CR register

Processing when the DMA is used to transfer the data from/to the memory

 Configure the DMA controller to transfer the input data from the memory. The transfer length is the length of the message. As message padding is not managed by the peripheral, the message length must be an entire number of blocks. The data are transferred in burst mode. The burst length is 4 words in the AES and 2 or 4 words in



RM0090 Rev 21 747/1757

- the DES/TDES. The DMA should be configured to set an interrupt on transfer completion of the output data to indicate that the processing is finished.
- Enable the cryptographic processor by writing the CRYPEN bit to 1. Enable the DMA requests by setting the DIEN and DOEN bits in the CRYP DMACR register.
- All the transfers and processing are managed by the DMA and the cryptographic processor. The DMA interrupt indicates that the processing is complete. Both FIFOs are normally empty and BUSY = 0.

Processing when the data are transferred by the CPU during interrupts

- Enable the interrupts by setting the INIM and OUTIM bits in the CRYP IMSCR register.
- 2. Enable the cryptographic processor by setting the CRYPEN bit in the CRYP CR register.
- 3. In the interrupt managing the input data: load the input message into the IN FIFO. You can load 2 or 4 words at a time, or load data until the FIFO is full. When the last word of the message has been entered into the FIFO, disable the interrupt by clearing the INIM bit.
- In the interrupt managing the output data: read the output message from the OUT FIFO. You can read 1 block (2 or 4 words) at a time or read data until the FIFO is empty. When the last word has been read, INIM=0, BUSY=0 and both FIFOs are empty (IFEM=1 and OFNE=0). You can disable the interrupt by clearing the OUTIM bit and, the peripheral by clearing the CRYPEN bit.

Processing without using the DMA nor interrupts

- Enable the cryptographic processor by setting the CRYPEN bit in the CRYP CR register.
- 2. Write the first blocks in the input FIFO (2 to 8 words).
- Repeat the following sequence until the complete message has been processed:
 - Wait for OFNE=1, then read the OUT-FIFO (1 block or until the FIFO is empty)
 - Wait for IFNF=1, then write the IN FIFO (1 block or until the FIFO is full)
- At the end of the processing, BUSY=0 and both FIFOs are empty (IFEM=1 and OFNE=0). You can disable the peripheral by clearing the CRYPEN bit.

23.3.7 Context swapping

If a context switching is needed because a new task launched by the OS requires this resource, the following tasks have to be performed for full context restoration (example when the DMA is used):

748/1757 RM0090 Rev 21



Case of the AES and DES

- 1. Context saving
 - Stop DMA transfers on the IN FIFO by clearing the DIEN bit in the CRYP_DMACR register.
 - b) Wait until both the IN and OUT FIFOs are empty (IFEM=1 and OFNE=0 in the CRYP_SR register) and the BUSY bit is cleared.
 - c) Stop DMA transfers on the OUT FIFO by writing the DOEN bit to 0 in the CRYP DMACR register and clear the CRYPEN bit.
 - d) Save the current configuration (bits [9:2] and bits 19 in the CRYP_CR register) and, if not in ECB mode, the initialization vectors. The key value must already be available in the memory. When needed, save the DMA status (pointers for IN and OUT messages, number of remaining bytes, etc.).
 - Additional bits should be saved when GCM/GMAC or CCM/CMAC algorithms are used:
 - bits [17:16] in the CRYP_CR register
 - context swap registers:
 CRYP_CSGCMCCM0..7 for GCM/GMAC or CCM/CMAC algorithm
 CRYP_CSGCM0..7 for GCM/GMAC algorithm.
- 2. Configure and execute the other processing.
- 3. Context restoration
 - a) Configure the processor as in Section 23.3.6: Procedure to perform an encryption or a decryption on page 747, Initialization with the saved configuration. For the AES-ECB or AES-CBC decryption, the key must be prepared again.
 - b) If needed, reconfigure the DMA controller to transfer the rest of the message.
 - c) Enable the processor by setting the CRYPEN bit and, the DMA requests by setting the DIEN and DOEN bits.

Case of the TDES

Context swapping can be done in the TDES in the same way as in the AES. But as the input FIFO can contain up to 4 unprocessed blocks and as the processing duration per block is higher, it can be faster in certain cases to interrupt the processing without waiting for the IN FIFO to be empty.

- Context saving
 - Stop DMA transfers on the IN FIFO by clearing the DIEN bit in the CRYP_DMACR register.
 - b) Disable the processor by clearing the CRYPEN bit (the processing stops at the end of the current block).
 - c) Wait until the OUT FIFO is empty (OFNE=0 in the CRYP_SR register) and the BUSY bit is cleared.
 - d) Stop DMA transfers on the OUT FIFO by writing the DOEN bit to 0 in the CRYP_DMACR register.
 - e) Save the current configuration (bits [9:2] and bits 19 in the CRYP_CR register) and, if not in ECB mode, the initialization vectors. The key value must already be available in the memory. When needed, save the DMA status (pointers for IN and OUT messages, number of remaining bytes, etc.). Read back the data loaded in



RM0090 Rev 21 749/1757

the IN FIFO that have not been processed and save them in the memory until the FIFO is empty.

Note:

In GCM/GMAC or CCM/CMAC mode, bits [17:16] of the CRYP_CR register should also be saved.

- 2. Configure and execute the other processing.
- Context restoration
 - a) Configure the processor as in Section 23.3.6: Procedure to perform an encryption or a decryption on page 747, Initialization with the saved configuration. For the AES-ECB or AES-CBC decryption, the key must be prepared again.
 - b) Write the data that were saved during context saving into the IN FIFO.
 - c) If needed, reconfigure the DMA controller to transfer the rest of the message.
 - d) Enable the processor by setting the CRYPEN bit and, the DMA requests by setting the DIEN and DOEN bits.

23.4 CRYP interrupts

There are two individual maskable interrupt sources generated by the CRYP. These two sources are combined into a single interrupt signal, which is the only interrupt signal from the CRYP that drives the NVIC (nested vectored interrupt controller). This combined interrupt, which is an OR function of the individual masked sources, is asserted if any of the individual interrupts listed below is asserted and enabled.

You can enable or disable the interrupt sources individually by changing the mask bits in the CRYP_IMSCR register. Setting the appropriate mask bit to '1' enables the interrupt.

The status of the individual interrupt sources can be read either from the CRYP_RISR register, for raw interrupt status, or from the CRYP_MISR register, for the masked interrupt status.

Output FIFO service interrupt - OUTMIS

The output FIFO service interrupt is asserted when there is one or more (32-bit word) data items in the output FIFO. This interrupt is cleared by reading data from the output FIFO until there is no valid (32-bit) word left (that is, the interrupt follows the state of the OFNE (output FIFO not empty) flag).

The output FIFO service interrupt OUTMIS is NOT enabled with the CRYP enable bit. Consequently, disabling the CRYP does not force the OUTMIS signal low if the output FIFO is not empty.


Input FIFO service interrupt - INMIS

The input FIFO service interrupt is asserted when there are less than four words in the input FIFO. It is cleared by performing write operations to the input FIFO until it holds four or more words.

The input FIFO service interrupt INMIS is enabled with the CRYP enable bit. Consequently, when CRYP is disabled, the INMIS signal is low even if the input FIFO is empty.

750/1757 RM0090 Rev 21

Figure 231. CRYP interrupt mapping diagram



23.5 CRYP DMA interface

The cryptographic processor provides an interface to connect to the DMA controller. The DMA operation is controlled through the CRYP DMA control register, CRYP_DMACR.

The burst and single transfer request signals are not mutually exclusive. They can both be asserted at the same time. For example, when there are 6 words available in the OUT FIFO, the burst transfer request and the single transfer request are asserted. After a burst transfer of 4 words, the single transfer request only is asserted to transfer the last 2 available words. This is useful for situations where the number of words left to be received in the stream is less than a burst.

Each request signal remains asserted until the relevant DMA clear signal is asserted. After the request clear signal is deasserted, a request signal can become active again, depending on the above described conditions. All request signals are deasserted if the CRYP peripheral is disabled or the DMA enable bit is cleared (DIEN bit for the IN FIFO and DOEN bit for the OUT FIFO in the CRYP_DMACR register).

Note:

The DMA controller must be configured to perform burst of 4 words or less. Otherwise some data could be lost.

In order to let the DMA controller empty the OUT FIFO before filling up the IN FIFO, the OUTDMA channel should have a higher priority than the INDMA channel.


23.6 CRYP registers

The cryptographic core is associated with several control and status registers, eight key registers and four initialization vectors registers.

23.6.1 CRYP control register (CRYP_CR) for STM32F415/417xx

Address offset: 0x00

Reset value: 0x0000 0000



4

RM0090 Rev 21 751/1757

Bits 31:18 Reserved, must be kept at reset value

Bits 17:16 Reserved, must be kept at reset value

Bit 15 CRYPEN: Cryptographic processor enable

0: CRYP processor is disabled1: CRYP processor is enabled

Note: The CRYPEN bit is automatically cleared by hardware when the key preparation process ends (ALGOMODE=111b) or GCM CCM init Phase

Bit 14 FFLUSH: FIFO flush

When CRYPEN = 0, writing this bit to 1 flushes the IN and OUT FIFOs (that is read and write pointers of the FIFOs are reset. Writing this bit to 0 has no effect. When CRYPEN = 1, writing this bit to 0 or 1 has no effect.

Reading this bit always returns 0.

Bits 13:10 Reserved, must be kept at reset value

Bits 9:8 **KEYSIZE[1:0]:** Key size selection (AES mode only)

This bitfield defines the bit-length of the key used for the AES cryptographic core. This bitfield is 'don't care' in the DES or TDES modes.

00: 128 bit key length 01: 192 bit key length

10: 256 bit key length11: Reserved, do not use this value

Bits 7:6 DATATYPE[1:0]: Data type selection

This bitfield defines the format of data entered in the CRYP_DIN register (refer to Section 23.3.3: Data type).

00: 32-bit data. No swapping of each word. First word pushed into the IN FIFO (or popped off the OUT FIFO) forms bits 1...32 of the data block, the second word forms bits 33...64.

01: 16-bit data, or half-word. Each word pushed into the IN FIFO (or popped off the OUT FIFO) is considered as 2 half-words, which are swapped with each other.

10: 8-bit data, or bytes. Each word pushed into the IN FIFO (or popped off the OUT FIFO) is considered as 4 bytes, which are swapped with each other.

11: bit data, or bit-string. Each word pushed into the IN FIFO (or popped off the OUT FIFO) is considered as 32 bits (1st bit of the string at position 0), which are swapped with each other.



Bits 5:3 ALGOMODE[2:0]: Algorithm mode

000: TDES-ECB (triple-DES Electronic codebook): no feedback between blocks of data. Initialization vectors (CRYP_IV0(L/R)) are not used, three key vectors (K1, K2, and K3) are used (K0 is not used).

001: TDES-CBC (triple-DES Cipher block chaining): output block is XORed with the subsequent input block before its entry into the algorithm. Initialization vectors (CRYP_IV0L/R) must be initialized, three key vectors (K1, K2, and K3) are used (K0 is not used).

010: DES-ECB (simple DES Electronic codebook): no feedback between blocks of data. Initialization vectors (CRYP_IV0L/R) are not used, only one key vector (K1) is used (K0, K2, K3 are not used).

011: DES-CBC (simple DES Cipher block chaining): output block is XORed with the subsequent input block before its entry into the algorithm. Initialization vectors (CRYP_IV0L/R) must be initialized. Only one key vector (K1) is used (K0, K2, K3 are not used).

100: AES-ECB (AES Electronic codebook): no feedback between blocks of data. Initialization vectors (CRYP_IV0L/R...1L/R) are not used. All four key vectors (K0...K3) are used.

101: AES-CBC (AES Cipher block chaining): output block is XORed with the subsequent input block before its entry into the algorithm. Initialization vectors (CRYP_IV0L/R...1L/R) must be initialized. All four key vectors (K0...K3) are used.

110: AES-CTR (AES counter mode): output block is XORed with the subsequent input block before its entry into the algorithm. Initialization vectors (CRYP_IV0L/R...1L/R) must be initialized. All four key vectors (K0...K3) are used. CTR decryption does not differ from CTR encryption, since the core always encrypts the current counter block to produce the key stream that is XORed with the plaintext or cipher in input. Thus, ALGODIR is don't care when ALGOMODE = 110b, and the key must NOT be unrolled (prepared) for decryption.

111: AES key preparation for decryption mode. Writing this value when CRYPEN = 1 immediately starts an AES round for key preparation. The secret key must have previously been loaded into the K0...K3 registers. The BUSY bit in the CRYP_SR register is set during the key preparation. After key processing, the resulting key is copied back into the K0...K3 registers, and the BUSY bit is cleared.

Bit 2 ALGODIR: Algorithm direction

0: Encrypt 1: Decrypt

Bits 1:0 Reserved, must be kept at reset value

Note: Writing to the KEYSIZE, DATATYPE, ALGOMODE and ALGODIR bits while BUSY=1 has

no effect. These bits can only be configured when BUSY=0.

The FFLUSH bit has to be set only when BUSY=0. If not, the FIFO is flushed, but the block being processed may be pushed into the output FIFO just after the flush operation, resulting in a nonempty FIFO condition.

23.6.2 CRYP control register (CRYP_CR) for STM32F415/417xx

Address offset: 0x00

Reset value: 0x0000 0000



RM0090 Rev 21 753/1757

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Rese	rved						ALGO MODE [3]	Res.	GCM_0	ССМРН
												rw		rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRYPEN	FFLUSH		Reserved KEYSIZE DATATYPE ALGOM									[2:0]	ALGODIR	Door	erved
rw	w		Rese	i ved		rw	rw	rw	rw	rw	rw	rw	rw	Rese	erved

Bits 31:20 Reserved, forced by hardware to 0.

Bit 18 Reserved, forced by hardware to 0.

Bits 17:16 GCM_CCMPH[1:0]: no effect if "GCM or CCM algorithm" is not set

00: GCM_CCM init Phase
01: GCM_CCM header phase
10: GCM_CCM payload phase
11: GCM_CCM final phase

Bit 15 CRYPEN: Cryptographic processor enable

0: CRYP processor is disabled1: CRYP processor is enabled

Note: The CRYPEN bit is automatically cleared by hardware when the key preparation process ends (ALGOMODE=111b) or GCM_CCM init Phase

Bit 14 FFLUSH: FIFO flush

When CRYPEN = 0, writing this bit to 1 flushes the IN and OUT FIFOs (that is read and write pointers of the FIFOs are reset. Writing this bit to 0 has no effect. When CRYPEN = 1, writing this bit to 0 or 1 has no effect.

Reading this bit always returns 0.

Bits 13:10 Reserved, forced by hardware to 0.

Bits 9:8 **KEYSIZE[1:0]:** Key size selection (AES mode only)

This bitfield defines the bit-length of the key used for the AES cryptographic core. This bitfield is 'don't care' in the DES or TDES modes.

00: 128 bit key length 01: 192 bit key length 10: 256 bit key length

11: Reserved, do not use this value

Bits 7:6 DATATYPE[1:0]: Data type selection

This bitfield defines the format of data entered in the CRYP_DIN register (refer to *Section 23.3.3: Data type*).

00: 32-bit data. No swapping of each word. First word pushed into the IN FIFO (or popped off the OUT FIFO) forms bits 1...32 of the data block, the second word forms bits 33...64.

01: 16-bit data, or half-word. Each word pushed into the IN FIFO (or popped off the OUT FIFO) is considered as 2 half-words, which are swapped with each other.

10: 8-bit data, or bytes. Each word pushed into the IN FIFO (or popped off the OUT FIFO) is considered as 4 bytes, which are swapped with each other.

11: bit data, or bit-string. Each word pushed into the IN FIFO (or popped off the OUT FIFO) is considered as 32 bits (1st bit of the string at position 0), which are swapped with each other.

754/1757 RM0090 Rev 21



Bits 19 and 5:3 ALGOMODE[3:0]: Algorithm mode

0000: TDES-ECB (triple-DES Electronic codebook): no feedback between blocks of data. Initialization vectors (CRYP_IV0(L/R)) are not used, three key vectors (K1, K2, and K3) are used (K0 is not used).

0001: TDES-CBC (triple-DES Cipher block chaining): output block is XORed with the subsequent input block before its entry into the algorithm. Initialization vectors (CRYP_IV0L/R) must be initialized, three key vectors (K1, K2, and K3) are used (K0 is not used).

0010: DES-ECB (simple DES Electronic codebook): no feedback between blocks of data. Initialization vectors (CRYP_IV0L/R) are not used, only one key vector (K1) is used (K0, K2, K3 are not used).

0011: DES-CBC (simple DES Cipher block chaining): output block is XORed with the subsequent input block before its entry into the algorithm. Initialization vectors (CRYP_IV0L/R) must be initialized. Only one key vector (K1) is used (K0, K2, K3 are not used).

0100: AES-ECB (AES Electronic codebook): no feedback between blocks of data. Initialization vectors (CRYP_IV0L/R...1L/R) are not used. All four key vectors (K0...K3) are used.

0101: AES-CBC (AES Cipher block chaining): output block is XORed with the subsequent input block before its entry into the algorithm. Initialization vectors (CRYP_IV0L/R...1L/R) must be initialized. All four key vectors (K0...K3) are used.

0110: AES-CTR (AES Counter mode): output block is XORed with the subsequent input block before its entry into the algorithm. Initialization vectors (CRYP_IV0L/R...1L/R) must be initialized. All four key vectors (K0...K3) are used. CTR decryption does not differ from CTR encryption, since the core always encrypts the current counter block to produce the key stream that is XORed with the plaintext or cipher in input. Thus, ALGODIR is don't care when ALGOMODE = 110b, and the key must NOT be unrolled (prepared) for decryption.

0111: AES key preparation for decryption mode. Writing this value when CRYPEN = 1 immediately starts an AES round for key preparation. The secret key must have previously been loaded into the K0...K3 registers. The BUSY bit in the CRYP_SR register is set during the key preparation. After key processing, the resulting key is copied back into the K0...K3 registers, and the BUSY bit is cleared.

1000: Galois Counter Mode (GCM). This algorithm mode is also used for the GMAC algorithm.

1001: Counter with CBC-MAC (CCM). This algorithm mode is also used for the CMAC algorithm.

Bit 2 ALGODIR: Algorithm direction

- 0: Encrypt
- 1: Decrypt

Bits 1:0 Reserved, must be kept to 0.

Note:

Writing to the KEYSIZE, DATATYPE, ALGOMODE and ALGODIR bits while BUSY=1 has no effect. These bits can only be configured when BUSY=0.

The FFLUSH bit has to be set only when BUSY=0. If not, the FIFO is flushed, but the block being processed may be pushed into the output FIFO just after the flush operation, resulting in a nonempty FIFO condition.



RM0090 Rev 21 755/1757

23.6.3 CRYP status register (CRYP_SR)

Address offset: 0x04

Reset value: 0x0000 0003

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Reserved	1					BUSY	OFFU	OFNE	IFNF	IFEM
					Reserved	1					r	r	r	r	r

Bits 31:5 Reserved, must be kept at reset value

Bit 4 BUSY: Busy bit

- 0: The CRYP Core is not processing any data. The reason is either that:
 - the CRYP core is disabled (CRYPEN=0 in the CRYP_CR register) and the last processing has completed, or
 - The CRYP core is waiting for enough data in the input FIFO or enough free space in the output FIFO (that is in each case at least 2 words in the DES, 4 words in the AES).
- 1: The CRYP core is currently processing a block of data or a key preparation (for AES decryption).

Bit 3 OFFU: Output FIFO full

0: Output FIFO is not full

1: Output FIFO is full

Bit 2 OFNE: Output FIFO not empty

0: Output FIFO is empty

1: Output FIFO is not empty

Bit 1 IFNF: Input FIFO not full

0: Input FIFO is full

1: Input FIFO is not full

Bit 0 IFEM: Input FIFO empty

0: Input FIFO is not empty

1: Input FIFO is empty

23.6.4 CRYP data input register (CRYP DIN)

Address offset: 0x08

Reset value: 0x0000 0000

The CRYP_DIN register is the data input register. It is 32-bit wide. It is used to enter up to four 64-bit (TDES) or two 128-bit (AES) plaintext (when encrypting) or ciphertext (when decrypting) blocks into the input FIFO, one 32-bit word at a time.

The first word written into the FIFO is the MSB of the input block. The LSB of the input block is written at the end. Disregarding the data swapping, this gives:

- In the DES/TDES modes: a block is a sequence of bits numbered from bit 1 (leftmost bit) to bit 64 (rightmost bit). Bit 1 corresponds to the MSB (bit 31) of the first word entered into the FIFO, bit 64 corresponds to the LSB (bit 0) of the second word entered into the FIFO.
- In the AES mode: a block is a sequence of bits numbered from 0 (leftmost bit) to 127 (rightmost bit). Bit 0 corresponds to the MSB (bit 31) of the first word written into the FIFO, bit 127 corresponds to the LSB (bit 0) of the 4th word written into the FIFO.

To fit different data sizes, the data written in the CRYP_DIN register can be swapped before being processed by configuring the DATATYPE bits in the CRYP_CR register. Refer to Section 23.3.3: Data type on page 742 for more details.

When CRYP_DIN register is written to, the data are pushed into the input FIFO. When at least two 32-bit words in the DES/TDES mode (or four 32-bit words in the AES mode) have been pushed into the input FIFO, and when at least 2 words are free in the output FIFO, the CRYP engine starts an encrypting or decrypting process. This process takes two 32-bit words in the DES/TDES mode (or four 32-bit words in the AES mode) from the input FIFO and delivers two 32-bit words (or 4, respectively) to the output FIFO per process round.

When CRYP DIN register is read:

- If CRYPEN = 0, the FIFO is popped, and then the data present in the Input FIFO are returned, from the oldest one (first reading) to the newest one (last reading). The IFEM flag must be checked before each read operation to make sure that the FIFO is not empty.
- if CRYPEN = 1, an undefined value is returned.

After the CRYP_DIN register has been read once or several times, the FIFO must be flushed by setting the FFLUSH bit prior to processing new data.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DAT	AIN							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DAT	AIN							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 DATAIN: Data input

Read = returns Input FIFO content if CRYPEN = 0, else returns an undefined value.

Write = Input FIFO is written.

4

RM0090 Rev 21 757/1757

23.6.5 CRYP data output register (CRYP_DOUT)

Address offset: 0x0C

Reset value: 0x0000 0000

The CRYP_DOUT register is the data output register. It is read-only and 32-bit wide. It is used to retrieve up to four 64-bit (TDES mode) or two 128-bit (AES mode) ciphertext (when encrypting) or plaintext (when decrypting) blocks from the output FIFO, one 32-bit word at a time.

Like for the input data, the MSB of the output block is the first word read from the output FIFO. The LSB of the output block is read at the end. Disregarding data swapping, this gives:

- In the DES/TDES modes: Bit 1 (leftmost bit) corresponds to the MSB (bit 31) of the first word read from the FIFO, bit 64 (rightmost bit) corresponds to the LSB (bit 0) of the second word read from the FIFO.
- In the AES mode: Bit 0 (leftmost bit) corresponds to the MSB (bit 31) of the first word read from the FIFO, bit 127 (rightmost bit) corresponds to the LSB (bit 0) of the 4th word read from the FIFO.

To fit different data sizes, the data can be swapped after processing by configuring the DATATYPE bits in the CRYP_CR register. Refer to Section 23.3.3: Data type on page 742 for more details.

When CRYP_DOUT register is read, the last data entered into the output FIFO (pointed to by the read pointer) is returned.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DATA	AOUT							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA	AOUT							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 DATAOUT: Data output

Read = returns output FIFO content.

Write = No effect.

23.6.6 CRYP DMA control register (CRYP_DMACR)

Address offset: 0x10

Reset value: 0x0000 0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Rese	erved							
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Poor	erved							DOEN	DIEN
							Rese	erved							rw	rw

Bits 31:2 Reserved, must be kept at reset value

Bit 1 DOEN: DMA output enable

0: DMA for outgoing data transfer is disabled1: DMA for outgoing data transfer is enabled

Bit 0 DIEN: DMA input enable

0: DMA for incoming data transfer is disabled1: DMA for incoming data transfer is enabled

23.6.7 CRYP interrupt mask set/clear register (CRYP_IMSCR)

Address offset: 0x14

Reset value: 0x0000 0000

The CRYP_IMSCR register is the interrupt mask set or clear register. It is a read/write register. On a read operation, this register gives the current value of the mask on the relevant interrupt. Writing 1 to the particular bit sets the mask, enabling the interrupt to be read. Writing 0 to this bit clears the corresponding mask. All the bits are cleared to 0 when the peripheral is reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Book	erved							OUTIM	INIM
						Kest	erveu							rw	rw

Bits 31:2 Reserved, must be kept at reset value

Bit 1 **OUTIM:** Output FIFO service interrupt mask

0: Output FIFO service interrupt is masked

1: Output FIFO service interrupt is not masked

Bit 0 INIM: Input FIFO service interrupt mask

0: Input FIFO service interrupt is masked

1: Input FIFO service interrupt is not masked

RM0090 Rev 21 759/1757

23.6.8 CRYP raw interrupt status register (CRYP_RISR)

Address offset: 0x18

Reset value: 0x0000 0001

The CRYP_RISR register is the raw interrupt status register. It is a read-only register. On a read, this register gives the current raw status of the corresponding interrupt prior to

masking. A write has no effect.

31	30) 29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	served							
15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Poor	erved							OUTRIS	INRIS
						Rest	erveu							r	r

Bits 31:2 Reserved, must be kept at reset value

Bit 1 OUTRIS: Output FIFO service raw interrupt status

Gives the raw interrupt state prior to masking of the output FIFO service interrupt.

- 0: Raw interrupt not pending
- 1: Raw interrupt pending

Bit 0 INRIS: Input FIFO service raw interrupt status

Gives the raw interrupt state prior to masking of the Input FIFO service interrupt.

- 0: Raw interrupt not pending
- 1: Raw interrupt pending

23.6.9 CRYP masked interrupt status register (CRYP_MISR)

Address offset: 0x1C

Reset value: 0x0000 0000

The CRYP_MISR register is the masked interrupt status register. It is a read-only register. On a read, this register gives the current masked status of the corresponding interrupt prior to masking. A write has no effect.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Poor	erved							OUTMIS	INMIS
						Rese	erved							r	r



Bits 31:2 Reserved, must be kept at reset value

Bit 1 **OUTMIS:** Output FIFO service masked interrupt status

Gives the interrupt state after masking of the output FIFO service interrupt.

0: Interrupt not pending1: Interrupt pending

Bit 0 INMIS: Input FIFO service masked interrupt status

Gives the interrupt state after masking of the input FIFO service interrupt.

0: Interrupt not pending

1: Interrupt pending when CRYPEN = 1

23.6.10 CRYP key registers (CRYP K0...3(L/R)R)

Address offset: 0x20 to 0x3C Reset value: 0x0000 0000

These registers contain the cryptographic keys.

In the TDES mode, keys are 64-bit binary values (number from left to right, that is the leftmost bit is bit 1), named K1, K2 and K3 (K0 is not used), each key consists of 56 information bits and 8 parity bits. The parity bits are reserved for error detection purposes and are not used by the current block. Thus, bits 8, 16, 24, 32, 40, 48, 56 and 64 of each 64-bit key value Kx[1:64] are not used.

In the AES mode, the key is considered as a single 128-, 192- or 256-bit long bit sequence, $k_0k_1k_2...k_{127/191/255}$ (k_0 being the leftmost bit). The AES key is entered into the registers as follows:

- for AES-128: k₀...k₁₂₇ corresponds to b₁₂₇..b₀ (b₂₅₅...b₁₂₈ are not used),
- for AES-192: k₀...k₁₉₁ corresponds to b₁₉₁..b₀ (b₂₅₅...b₁₉₂ are not used),
- for AES-256: k₀...k₂₅₅ corresponds to b₂₅₅...b₀.

In any case b₀ is the rightmost bit.

CRYP_K0LR (address offset: 0x20)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
b255	b254	b253	b252	b251	b250	b249	b248	b247	b246	b245	b244	b243	b242	b241	b240
w	w	W	W	W	W	W	W	W	W	W	W	W	W	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
b239	b238	b237	b236	b235	b234	b233	b232	b231	b230	b229	b228	b227	b226	b225	b224
w	W	W	W	W	W	W	W	W	W	W	W	W	W	W	w

CRYP K0RR (address offset: 0x24)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
b223	b222	b221	b220	b219	b218	b217	b216	b215	b214	b213	b212	b211	b210	b209	b208
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 b207	14 b206	13 b205	12 b204	11 b203	10 b202	9 b201	8 b200	7 b199	6 b198	5 b197	4 b196	3 b195	2 b194	1 b193	0 b192



RM0090 Rev 21 761/1757

CRYP_K1LR (address offset: 0x28)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
k1.1 b191	k1.2 b190	k1.3 b189	k1.4 b188	k1.5 b187	k1.6 b186	k1.7 b185	k1.8 b184	k1.9 b183	k1.10 b182	k1.11 b181	k1.12 b180	k1.13 b179	k1.14 b178	k1.15 b177	k1.16 b176
w	w	w	W	w	w	w	w	w	w	w	W	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 k1.17 b175	14 k1.18 b174	13 k1.19 b173	12 k1.20 b172	11 k1.21 b171	10 k1.22 b170	9 k1.23 b169	8 k1.24 b168	7 k1.25 b167	6 k1.26 b166	5 k1.27 b165	4 k1.28 b164	3 k1.29 b163	2 k1.30 b162	1 k1.31 b161	0 k1.32 b160

CRYP_K1RR (address offset: 0x2C)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
k1.33 b159	k1.34 b158	k1.35 b157	k1.36 b156	k1.37 b155	k1.38 b154	k1.39 b153	k1.40 b152	k1.41 b151	k1.42 b150	k1.43 b149	k1.44 b148	k1.45 b147	k1.46 b146	k1.47 b145	k1.48 b144
w	w	W	W	W	W	W	W	W	W	W	W	W	W	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
k1.49 b143	k1.50 b142	k1.51 b141	k1.52 b140	k1.53 b139	k1.54 b138	k1.55 b137	k1.56 b136	k1.57 b135	k1.58 b134	k1.59 b133	k1.60 b132	k1.61 b131	k1.62 b130	k1.63 b129	k1.64 b128
w	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

CRYP_K2LR (address offset: 0x30)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
k2.1 b127	k2.2 b126	k2.3 b125	k2.4 b124	k2.5 b123	k2.6 b122	k2.7 b121	k2.8 b120	k2.9 b119	k2.10 b118	k2.11 b117	k2.12 b116	k2.13 b115	k2.14 b114	k2.15 b113	k2.16 b112
w	w	w	W	W	W	W	W	W	W	W	W	W	W	W	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
k2.17	k2.18	k2.19	k2.20	k2.21	k2.22	k2.23	k2.24	k2.25	k2.26	k2.27	k2.28	k2.29	k2.30	k2.31	k2.32
b111	b110	b109	b108	b107	b106	b105	b104	b103	b102	b101	b100	b99	b98	b97	b96

CRYP_K2RR (address offset: 0x34)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
k2.33 b95	k2.34 b94	k2.35 b93	k2.36 b92	k2.37 b91	k2.38 b90	k2.39 b89	k2.40 b88	k2.41 b87	k2.42 b86	k2.43 b85	k2.44 b84	k2.45 b83	k2.46 b82	k2.47 b81	k2.48 b80
w	w	w	w	w	W	w	w	W	w	W	w	W	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
k2.49 b79	k2.50 b78	k2.51 b77	k2.52 b76	k2.53 b75	k2.54 b74	k2.55 b73	k2.56 b72	k2.57 b71	k2.58 b70	k2.59 b69	k2.60 b68	k2.61 b67	k2.62 b66	k2.63 b65	k2.64 b64
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

CRYP_K3LR (address offset: 0x38)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
k3.1 b63	k3.2 b62	k3.3 b61	k3.4 b60	k3.5 b59	k3.6 b58	k3.7 b57	k3.8 b56	k3.9 b55	k3.10 b54	k3.11 b53	k3.12 b52	k3.13 b51	k3.14 b50	k3.15 b49	k3.16 b48
w	w	W	w	w	W	w	W	W	w	W	w	W	w	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
k3.17 b47	k3.18 b46	k3.19 b45	k3.20 b44	k3.21 b43	k3.22 b42	k3.23 b41	k3.24 b40	k3.25 b39	k3.26 b38	k3.27 b37	k3.28 b36	k3.29 b35	k3.30 b34	k3.31 b33	k3.32 b32
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

762/1757 RM0090 Rev 21



CRYP_K3RR (address offset: 0x3C)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
k3.33 b31	k3.34 b30	k3.35 b29	k3.36 b28	k3.37 b27	k3.38 b26	k3.39 b25	k3.40 b24	k3.41 b23	k3.42 b22	k3.43 b21	k3.44 b20	k3.45 b19	k3.46 b18	k3.47 b17	k3.48 b16
W	w	w	w	W	W	w	W	w	w	W	w	W	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 k3.49 b15	14 k3.50 b14	13 k3.51 b13	12 k3.52 b12	11 k3.53 b11	10 k3.54 b10	9 k3.55 b9	8 k3.56 b8	7 k3.57 b7	6 k3.58 b6	5 k3.59 b5	4 k3.60 b4	3 k3.61 b3	2 k3.62 b2	1 k3.63 b1	0 k3.64 b0

Note:

Write accesses to these registers are disregarded when the cryptographic processor is busy (bit BUSY = 1 in the CRYP_SR register).

23.6.11 CRYP initialization vector registers (CRYP IV0...1(L/R)R)

Address offset: 0x40 to 0x4C Reset value: 0x0000 0000

The CRYP_IV0...1(L/R)R are the left-word and right-word registers for the initialization vector (64 bits for DES/TDES and 128 bits for AES) and are used in the CBC (Cipher block chaining) and Counter (CTR) modes. After each computation round of the TDES or AES Core, the CRYP_IV0...1(L/R)R registers are updated as described in Section: DES and TDES Cipher block chaining (DES/TDES-CBC) mode on page 729, Section: AES Cipher block chaining (AES-CBC) mode on page 733 and Section: AES counter mode (AES-CTR) mode on page 735.

IV0 is the leftmost bit whereas IV63 (DES, TDES) or IV127 (AES) are the rightmost bits of the initialization vector. IV1(L/R)R is used only in the AES.

CRYP_IV0LR (address offset: 0x40)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IV0	IV1	IV2	IV3	IV4	IV5	IV6	IV7	IV8	IV9	IV10	IV11	IV12	IV13	IV14	IV15
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 IV16	14 IV17	13 IV18	12 IV19	11 IV20	10 IV21	9 IV22	8 IV23	7 IV24	6 IV25	5 IV26	4 IV27	3 IV28	2 IV29	1 IV30	0 IV31

CRYP_IV0RR (address offset: 0x44)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IV32	IV33	IV34	IV35	IV36	IV37	IV38	IV39	IV40	IV41	IV42	IV43	IV44	IV45	IV46	IV47
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IV48	IV49	IV50	IV51	IV52	IV53	IV54	IV55	IV56	IV57	IV58	IV59	IV60	IV61	IV62	IV63
rw															

RM0090 Rev 21 763/1757

CRYP_IV1LR (address offset: 0x48)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IV64	IV65	IV66	IV67	IV68	IV69	IV70	IV71	IV72	IV73	IV74	IV75	IV76	IV77	IV78	IV79
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 IV80	14 IV81	13 IV82	12 IV83	11 IV84	10 IV85	9 IV86	8 IV87	7 IV88	6 IV89	5 IV90	4 IV91	3 IV92	2 IV93	1 IV94	0 IV95

CRYP_IV1RR (address offset: 0x4C)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IV96	IV97	IV98	IV99	IV100	IV101	IV102	IV103	IV104	IV105	IV106	IV107	IV108	IV109	IV110	IV111
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IV112	IV113	IV114	IV115	IV116	IV117	IV118	IV119	IV120	IV121	IV122	IV123	IV124	IV125	IV126	IV127
rw															

Note: In DES/3DES modes, only CRYP_IV0(L/R) is used.

Write access to these registers are disregarded when the cryptographic processor is busy (bit BUSY = 1 in the CRYP_SR register).



23.6.12 CRYP context swap registers (CRYP_CSGCMCCM0..7R and CRYP CSGCM0..7R) for STM32F42xxx and STM32F43xxx

Address offset:

- CRYP_CSGCMCCM0..7: 0x050 to 0x06C: used for GCM/GMAC or CCM/CMAC alogrithm only
- CRYP_CSGCM0..7: 0x070 to 0x08C: used for GCM/GMAC algorithm only

Reset value: 0x0000 0000

These registers contain the complete internal register states of the CRYP processor when the GCM/GMAC or CCM/CMAC algorithm is selected. They are useful when a context swap has to be performed because a high-priority task needs the cryptographic processor while it is already in use by another task.

When such an event occurs, the CRYP_CSGCMCCM0..7R and CRYP_CSGCM0..7R (in GCM/GMAC mode) or CRYP_CSGCMCCM0..7R (in CCM/CMAC mode) registers have to be read and the values retrieved have to be saved in the system memory space. The cryptographic processor can then be used by the preemptive task, and when the cryptographic computation is complete, the saved context can be read from memory and written back into the corresponding context swap registers.

Note:

These registers are used only when GCM/GMAC or CCM/CMAC algorithm mode is selected.

CRYP_CSGCMCCMxR: where x=[7:0]

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_				_	CF	RYP_CSC	CMCCM	xR						
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_				CF	RYP_CSC	CMCCM	xR			_			
rw	rw	rw	rw	rw	rw	rw	rw	rw							

CRYP_CSGCMxR: where x=[7:0]

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CRYP_C	SGCMxR							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CRYP_C	SGCMxR							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

RM0090 Rev 21 765/1757

23.6.13 CRYP register map

Table 115. CRYP register map and reset values for STM32F415/417xx

Offset	Register name and reset value			29	28	27	26	25				21				17		15		13	12	11	10	ര	&			ı,	4	· 67	2	1	0
0x00 0x00	CRYP_CR							R	ese	erve	ed							CRYPEN	FFLUSH	Re	ese	erve	ed	KEVOIZE	NE I SIZE	דתייד אדא ת	DAIAIYPE		ALOMODE[2:0]		ALGODIR	Res.	
	Reset value																	0	0					0	0	0	0	0	0	0			
0x04	CRYP_SR													Re	ser	vec	ł												BUSY	OFFU		IFNF	IFEM
	Reset value																												0	0	0	1	1
0x08	CRYP_DIN													ı	ı	Е	TAC	ΊΑ	N		_	_	•	_	_	_	-	١.		-	-		┙
	Reset value															D/	\	OL	17		0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	CRYP_DOUT Reset value															DF	11/	IOU	וע		0	0	Λ	0	0	0	0	0	0	Δ.	0	0	0
																					U	U	U	U					U		U		-
0x10	CRYP_DMAC R														R	ese	erve	ed														DOEN	DIEN
	Reset value																																0
	CRYP_IMSC																																_
0x14	R														R	ese	erve	ed														OUTIM	∑ Z
	Reset value																																0
0x18	CRYP_RISR														R	ese	erve	ed														\circ	INRIS
	Reset value																															0	1
0x1C	CRYP_MISR														R	ese	erve	ed														OUTMIS	SI%N
	Reset value																															0	0
0x20	CRYP_K0LR		_	1 _ 1		1 _				۱ ـ	1 -	1 -	1 -	1 -		CR'		_				-	-	1 -	1 -	1 -	1 _	1 -	1 -	1 -	1 -		
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0		0					0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	CRYP_K0RR Reset value	Λ	Λ	0	Λ	Λ	Λ	0	Λ	Λ	n	0	0	0		O O	_	_			Λ	Λ	Λ	Λ	Λ	0	0	n	10	Λ	Λ	0	n
	Neset value		U	U		U	U		U	U	٥		٠		U	U	U	U	U	U	U	U	U	U	U	U	٥	U		٦	U	U	\exists
0.00	CRYP_K3LR														(CR'	YP.	_K	3LF	₹													-
0x38	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	CRYP_K3RR															R\	_	_										1		1	1		
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0		0					0	0	0	0	0	0	0	0	0	0	0	0	0
0x40	CRYP_IV0LR	^	•	•	^	•	^	^	^	•	_		0	_		R)	. –	-			•	•	^	^	^	_	-	_	_	^	0	0	_
	Reset value	υ	U	0	0	0	0	0	0	0	0	0	0	0	U	0	U	U	U	0	0	0	0	0	0	0	0	0	0	0	0	0	U



Table 115. CRYP register map and reset values for STM32F415/417xx (continued)

Offset	Register name and reset value		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	1	0
0x44	CRYP_IV0RR														С	RY	Έ_	IV(ORI	7													
J OX 11	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	CRYP_IV1LR														C	RY	′P_	IV	1LF	3													
0,40	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x4C	CRYP_IV1RR							'!	'!		'!			•	С	RY	Έ_	I۷	1RI	7	•	•	•	•	'!				•	•			
0,40	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 116. CRYP register map and reset values for STM32F43xxx

									_			•				# L \			-	_			_		_								
Offset	Register name reset value	31	08	53	28	22	26	25	24	23	22	21	20	19	18	41	16	15	14	13	12	11	10	6	8	7	9	5	4	8	2	1	0
0x00 0x00	CRYP_CR					Re	ese	erve	ed					ALGOMODE[3]	Res.	GCM CCMPH			FFLUSH	Re	ese	erve	ed	KEYSIZE		DATATVDE	_		ALOMODE[2:0]		ALGODIR	Res	
	Reset value															0	0	0	0					0	0	0	0	0	0	0	0		
0x04	CRYP_SR												ı	Res	ser	vec	d												BUSY	OFFU	OFNE	IFNF	IFEM
-	Reset value																												0	0	0	1	1
0.00	CRYP_DIN															С	TAC	All	V										l				
0x08	Reset value																				0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	CRYP_DOUT															D/	\TA	Ol	JT								1	1				1	\exists
UXUC	Reset value																				0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	CRYP_DMAC R														R	ese	erve	ed															DIEN
	Reset value																															0	0
0x14	CRYP_IMSC R														R	ese	erve	ed														$\overline{}$	NIM
	Reset value																															0	0
0x18	CRYP_RISR														R	ese	erve	ed														•	INRIS
	Reset value																															0	1

47/

RM0090 Rev 21 767/1757

Table 116. CRYP register map and reset values for STM32F43xxx (continued)

	Table 116	. •	<u> </u>	L 16	yı	SIC.	"	ap	aı	iu	ı e:	5 C I	. va	IIU	C3 I	VI.	<u> </u>	IVIJ	41	+5	^^^	Įυ	UIII		JE	۷)				
Offset	Register name reset value	31	30	29	20	26	25	24	23	22	21	20	19	18	7 4	5 2	14	13	12	11	10	ກ່ວ	0 1		2	4	3	2	_	0
0x1C	CRYP_MISR													Re	eserv	ed													OUTMIS	SI%NI
	Reset value																												0	0
	CRYP_K0LR													C	RYF	ĸ	OLF	۲												
0x20	Reset value	_	0	0 0	0 0	0	0	0	Λ	0	Λ	Λ	Λ		0 0	_	0		0	Λ	0 0) (0	0	0	\cap	0	0	0	
		U	U	0 0	0	U	U	U	U	U	U	U	U						U	U	0 (,	U	U	U	U	U	U	U	U
0x24	CRYP_K0RR													C	RYP		URI	₹												
OXE.	Reset value	0	0	0 0	0 (0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
					-												-							-	-					
	CRYP_K3LR													_	RYF) I/	31 F	_												
0x38	_				,					,			,							- 1	-	1	,							
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0 0	0	0	0	0	0	0	0	0
000	CRYP_K3RR					•							•	C	RYP	_K	3RF	7			,									
0x3C	Reset value	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0
	CRYP IV0LR													C	RYP	1\	/OL I													
0x40	Reset value	_	0	0 0	0 0	0	0	0	0	0	0	0	0		0 0	_			0	^	0 () C	0	_	0	0	0	0	0	
		U	U	0 0	, 0	U	U	U	U	0	U	U	U						U	U	0 (, (U	0	U	U	U	U	U	U
0x44	CRYP_IV0RR														RYP	_														
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
0.40	CRYP_IV1LR													С	RYP	_l\	/1LI	₹												
0x48	Reset value	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0
	CRYP IV1RR													С	RYP	I۱	′1R	R						1						
0x4C	Reset value	n	0	0 0	0 0	0	0	0	0	0	0	0	0		0 0		0	0	0	0	0 0) C	10	0	0	0	0	0	0	Ω
	CRYP		U	0	, 0	U	U	U	U	0	•	٥	0	_	0 0	U	U	U	J	U	0	,		U	Ů	U	U	U	_	_
	CSGCMCCM											(יםי	'D	_CS	20	MC	\sim N/I	ΛĐ											
0x50	R											•	JI \ I	١.	_000	30	IVIC	Civi	UIX											
	Reset value	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0) C	0	0	0	0	0	0	0	0
		U	U	0 0	, 0	U	U	U	U	U	U	U	U	U	0 0	U	U	U	U	U	0 (, (U	U	U	U	U	U	U	U
	CRYP_											,	יחי	/ D	000	20	N 4 C	~ N /	40											
0x54	CSGCMCCM 1R											(٦K٢	Ρ.	_CS	JU	MC	CIVI	ΊK											
													_	_ 1		1 -														
	Reset value	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0
	CRYP_														·															
0x58	CSGCMCCM											(CRY	P	_CS	ЭC	MC	CM	2R											
0,00	2R																													
	Reset value	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
	CRYP_		l													1	1					_ _								
	CSGCMCCM											(CRY	Έ	CS	ЭC	MC	СМ	3R											
0x5C	3R													-	_															
	Reset value	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0
L		Ĺ	Ĺ	<u> </u>		Ľ	•	_	•	-	-	-	-	-		Ľ	ľ	,	-		`		Ţ	Ľ	Ŭ	Ŭ		•	_	Ĺ



Table 116. CRYP register map and reset values for STM32F43xxx (continued)

	Table 110.	_			3				-		. •												- (-				-,				
Offset	Register name reset value	31	30	29	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	1	0
0x60	CRYP_ CSGCMCCM 4R											(CR	ΥP	_C8	SG	CM	1C(СМ	4R												
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x64	CRYP_ CSGCMCCM 5R									'					_C		CM	1C(СМ	5R												
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x68	CRYP_ CSGCMCCM 6R											(CR	ΥP	_C	SG	CN	1C(СМ	6R												
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x6C	CRYP_ CSGCMCCM 7R		-		-							(CR	ΥP	_Cs	SG	CM	1C(СМ	7R								-	-			
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x70	CRYP_CSGC M0R														YP_						,									1		
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x74	CRYP_CSGC M1R														YP_																	
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x78	CRYP_CSGC M2R														YP_																	
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x7C	CRYP_CSGC M3R												(CR'	YP_	C	SG	CIV	I3F	2												
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x80	CRYP_CSGC M4R												(CR'	YP_	_			I4F													
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x84	CRYP_CSGC M5R												(CR'	YP_																	
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x88	CRYP_CSGC M6R												(CR'	YP_	-			l6F	2												
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x8C	CRYP_CSGC M7R			•	·		'	'		'			(CR'	YP_	C	SG	CIV	17F	2	,		,	·								
	Reset value	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	·			_	_			_					_		_		_					_				_	_	_	_	_		

Refer to Section 2.3: Memory map for the register boundary addresses.



RM0090 Rev 21 769/1757