

41 Revision history

Table 316. Document revision history

Date	Version	Changes
15-Sep-2011	1	Initial release.
19-Oct-2012	2	<p>Updated reference documents and added Table 1: Applicable products on cover page.</p> <p>MEMORY: Updated Section 2: Memory and bus architecture.</p> <p>PWR: Updated VDDA and VREF+ decoupling capacitor in Figure 7: Power supply overview. VOSRDY bit changed to read-only in Section 5.4.3: PWR power control/status register (PWR_CSR). Removed VDDA in Section 5.2.3: Programmable voltage detector (PVD) and remove VDDA in PVDO bit description (Section 5.4.3: PWR power control/status register (PWR_CSR)).</p> <p>RCC: Updated Figure 20: Simplified diagram of the reset circuit and minimum reset pulse duration guaranteed by pulse generator restricted to internal reset sources.</p> <p>GPIOs: Updated Section 8.3.1: General-purpose I/O (GPIO).</p> <p>DMA: Updated direct mode description in Section 10.2: DMA main features. Updated direct mode description in Section : Memory-to-peripheral mode, and Section 10.3.12: FIFO/: Direct mode. Updated register access in Section 10.5: DMA registers. Modified Stream2 /Channel 2 in Table 42: DMA1 request mapping. Added note related to EN bit in Section 10.5.5: DMA stream x configuration register (DMA_SxCR) (x = 0..7). Updated definition of NDT[15:0] bits in Section 10.5.6: DMA stream x number of data register (DMA_SxNDTR) (x = 0..7).</p> <p>Interrupts: Updated number of maskable interrupts to 82 in Section 12.1.1: NVIC features. Updated Section 12.2: External interrupt/event controller (EXTI).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
19-Oct-2012	2 (continued)	<p>ADC: Changed ADCCLK frequency to 30 MHz in Section 13.5: Channel-wise programmable sampling timee. Added recovery from ADC sequence in Section 13.8.1: Using the DMA and Section 13.8.2: Managing a sequence of conversions without using the DMA. Updated AWDIE in Section 13.13.2: ADC control register 1 (ADC_CR1). Added read and write access in Section 13.13: ADC registers.</p> <p>Advanced control timers (TIM1 and TIM8): Updated 16-bit prescaler range in Section 17.2: TIM1 and TIM8 main features. Updated OC1 block diagram in Figure 114: Output stage of capture/compare channel (channel 1 to 3). Updated update event generation in Upcounting mode and Downcounting mode in Section 17.3.2: Counter modes and Section 17.3.3: Repetition counter. Updated bits that control the dead-time generation in Section 17.3.11: Complementary outputs and dead-time insertion. Updated ways to generate a break in Section 17.3.12: Using the break function. Changed OCxREF to ETR in the example given in Section 17.3.13: Clearing the OCxREF signal on an external event and changed OCREF_CLR to ETRF in Figure 124: Clearing TIMx OCxREF. Updated configuration for example of counter operation in encoder interface mode in Section 17.3.16: Encoder interface mode. Added register access in Section 17.4: TIM1 and TIM8 registers. Changed definition of ARR[15:0] bits in Section 17.4.12: TIM1 and TIM8 auto-reload register (TIMx_ARR). Updated BKE definition in Section 17.4.18: TIM1 and TIM8 break and dead-time register (TIMx_BDTR).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
19-Oct-2012	2 (continued)	<p>General purpose timers (TIM2 to TIM5): Removed all references to “repetition counter”. Added Figure 134: General-purpose timer block diagram. Updated 16-bit prescaler range in Section 18.2: TIM2 to TIM5 main features. External clock mode 2 ETR restricted to TIM2 to TIM4 in Section 18.3.3: Clock selection and Section 18.3.6: PWM input mode. Updated Section 18.3.9: PWM mode and Section 18.3.11: Clearing the OCxREF signal on an external event. Updated Figure 174: Master/Slave timer example to change ITR1 to ITR0. Updated read and write access to registers in Section 18.4: TIM2 to TIM5 registers. Restored bits 15 to 8 of TIMx_SMCR as well as Table 98: TIMx internal trigger connection in Section 14.4.3. Removed note 1 related to OC1M bits in Section 18.4.13: TIMx capture/compare register 1 (TIMx_CCR1). Updated TIMx_CCER bit description for TIM2 to TIM5 in Section 18.4.9: TIMx capture/compare enable register (TIMx_CCER).</p> <p>General purpose timers (TIM9 to TIM14): Updated 16-bit prescaler range in Section 19.2.1: TIM9/TIM12 main features and Section 19.2.2: TIM10/TIM11 and TIM13/TIM14 main features. Updated Figure 181: General-purpose timer block diagram (TIM10/11/13/14)) to remove TRGO trigger controller output. Added register access in Section 19.4: TIM9 and TIM12 registers and Section 19.5: TIM10/11/13/14 registers.</p> <p>Basic timers (TIM6 and TIM7): Removed all references to “repetition counter”. Updated 16-bit prescaler range in Section 20.2: TIM6 and TIM7 main features.</p> <p>HASH: Updated Section 25.3.1: Duration of the processing.</p> <p>RNG: Updated Section 24.1: RNG introduction.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
19-Oct-2012	2 (continued)	<p>RTC: Updated Figure 237: RTC block diagram. Added formula to compute fck_apre in Figure 26.3.1: Clock and prescalers. Updated Section 26.3.9: RTC reference clock detection. Updated Section : RTC register write protection. Added RTC_SSR shadow register in Section 26.3.6: Reading the calendar. Updated description of DC[4:0] bits in Section 26.6.7: RTC calibration register (RTC_CALIBR). Renamed RTC_BKxR into RTC_BKPxR in Table 121: RTC register map and reset values. Added power-on reset value and changed reset value to system reset value in Section 26.6.11: RTC sub second register (RTC_SSR). Updated definition of ALARMOUTTYPE in Section 26.6.17: RTC tamper and alternate function configuration register (RTC_TAFCR).</p> <p>I2C: Modified Section 27.3.8: DMA requests. Updated bit 14 description in Section 27.6.3: I2C Own address register 1 (I2C_OAR1)). Updated definition of PE bit and note related to SWRST bit; moved note related to STOP bit to the whole register in Section 27.6.1: I2C Control register 1 (I2C_CR1).</p> <p>USART: Section 30.6.6: Control register 3 (USART_CR3): removed notes related to UART5 in DMAT and DMAR description. Updated TTable 142: Error calculation for programmed baud rates at fPCLK = 42 MHz or fPCLK = 84 Hz, oversampling by 16 and Table 143: Error calculation for programmed baud rates at fPCLK = 42 MHz or fPCLK = 84 MHz, oversampling by 8.</p> <p>SPI/I2S: Updated Section 28.1: SPI introduction. Changed I2S simplex communication/mode to half-duplex communication/mode. Updated flags in reception/transmission modes in Section 28.2.2: I2S features. Added Frame error flag in Table 128: I2S interrupt requests. Added register access in Section 28.5: SPI and I2S registers. Updated ERRIE definition in Section 28.5.2: SPI control register 2 (SPI_CR2). Renamed TIFRFE to FRE and definition updated in Section 28.5.3: SPI status register (SPI_SR).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
19-Oct-2012	2 (continued)	<p>SDIO: Updated value and description for bits [45:40] and [7:1] in Table 176: R4 response. Updated value at bits [45:40] in Table 178: R5 response.</p> <p>CAN: Updated Figure 335: Dual CAN block diagram. Modified definition of CAN2SB bits in Section : CAN filter master register (CAN_FMR). Added register access in Section 32.9: CAN registers</p> <p>ETHERNET: Updated standard for precision networked clock synchronization in Section 33.1: Ethernet introduction and Section 33.2.1: MAC core features. Updated CR bit definition in Section : Ethernet MAC MII address register (ETH_MACMIIAR). Replace RTPR by PM bit in Table 192: Source address filtering.</p> <p>USB OTG FS Updated remote wake-up signaling bit and the resume interrupt in Section : Suspended state. Added peripheral register access in Section 34.16: OTG_FS control and status registers. Updated INEPTXSA description in OTG_FS_DIEPTXFx. Changed PHYSEL from bit 7 to bit 6 of the OTG_FS_GUSBCFG register.</p> <p>USB OTG HS Updated remote wake-up signaling bit and the resume interrupt in Section : Suspended state. Added peripheral register access in Section 35.12: OTG_HS control and status registers. Updated OTG_HS_CID reset value. Updated INEPTXSA description in OTG_HS_DIEPTXFx. Updated FSLSPCS for LS host mode, added PHYSEL in Section : OTG_HS host configuration register (OTG_HS_HCFG). Renamed PHYSEL into PHSEL and changed from bit 7 to bit 6 of the OTG_HS_GUSBCFG register. Updated OTG_HS_DIEPEACHMSK1 and OTG_HS_DOEPEACHMSK1 reset values.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
19-Oct-2012	2 (continued)	<p>FSMC:</p> <p>Updated step b) in Section 36.3.1: Supported memories and transactions.</p> <p>Updated Table 196: FSMC_BTRx bit fields.</p> <p>Changed Clock divide ration min in Table 246: Programmable NAND/PC Card access parameters.</p> <p>Updated case of synchronous accesses in Section 36.5: NOR Flash/PSRAM controller.</p> <p>Changed minimum value for ADDSET to 0 in Table 203, Table 206, Table 207, Table 209, and Table 210.</p> <p>Move note from Figure 437: Mode1 write accesses and Figure 436: Mode1 read accesses. Move note from Figure 439: ModeA write accesses to Figure 438: ModeA read accesses.</p> <p>Updated Section : WAIT management in asynchronous accesses.</p> <p>Added register access in Section 36.5.6: NOR/PSRAM control registers and Section 36.6.2: NAND Flash / PC Card supported memories and transactions.</p> <p>Removed caution note in Section 36.6.1: External memory interface signalss.</p> <p>Updated Table 249: 16-bit PC Card.</p> <p>Updated step 3 in Section 36.6.4: NAND Flash operations.</p> <p>Updated Figure 455: Access to non 'CE don't care' NAND-Flash and note below in Section 36.6.5: NAND Flash prewait functionality.</p> <p>Updated access to I/O Space in Section 36.6.7: PC Card/CompactFlash operationss. Updated Table 251: 16-bit PC-Card signals and access type. Updated BUSTURN bit definition in Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FSMC_BTR1..4)). Changed bits 16 to 19 to BUSTURN in Section : SRAM/NOR-Flash write timing registers 1..4 (FSMC_BWTR1..4)</p> <p>DEBUG:</p> <p>Updated Section 38.4.3: Internal pull-up and pull-down on JTAG pins.</p> <p>Electronic signature</p> <p>Updated Section 24: Device electronic signature introduction.</p> <p>Updated REV_ID[15:0] to add revision Z in Section 24.1: Unique device ID register (96 bits).</p> <p>Updated address and example in Section 24.2: Flash size.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
13-Nov-2012	3	<p>Added STM32F42x and STM32F43x devices.</p> <p>Removed reference du Flash programming manual on cover page. Added Section 2.3.2: Flash memory overview and Section 3: Embedded Flash memory interface.</p> <p>Change RTC_50Hz into RTC_REFIN in Section 8.3.2: I/O pin multiplexer and mapping. Modified RTC alternate function naming in Section 8: General-purpose I/Os (GPIO) and Section 26: Real-time clock (RTC).</p> <p>Updated max. input frequency in Section 26.3.1: Clock and prescalers.</p> <p>Changed bit access type from 'rw' to 'w' and bit description updated in Section 10.5.3: DMA low interrupt flag clear register (DMA_LIFCR) and Section 10.5.4: DMA high interrupt flag clear register (DMA_HIFCR).</p> <p>Updated Figure 18: Frequency measurement with TIM5 in Input capture mode.</p> <p>Updated Section : Signals synchronization in Section 36: Flexible static memory controller (FSMC)</p> <p>Section 34: USB on-the-go full-speed (OTG_FS): updated Section Figure 389.: USB host-only connection, Section : VBUS valid, and Section : Host detection of a peripheral connection.</p> <p>Section 35: USB on-the-go high-speed (OTG_HS): updated Section : VBUS valid, and Section : Detection of peripheral connection by the host.</p>
19-Feb-2013	4	<p>Updated Section 2: Memory and bus architecture.</p> <p>Updated Figure 1: System architecture for STM32F405xx/07xx and STM32F415xx/17xx devices, and Figure 1: System architecture for STM32F405xx/07xx and STM32F415xx/17xx devices. Updated Table 4: Memory mapping vs. Boot mode/physical remap. Updated Figure 5: Sequential 32-bit instruction execution. removed note 1 from Table 13: Maximum program/erase parallelism.</p> <p>PWR:</p> <p>Updated Figure 7: Power supply overview.</p> <p>Updated Section 5.1.3: Voltage regulator.</p> <p>Added ADCDC1 bit in Section 5.5.1: PWR power control register (PWR_CR) for STM32F42xxx and STM32F43xxx.</p> <p>SYSCFG:</p> <p>Added ADCxDC2 bit in Section 8.2.3: SYSCFG peripheral mode configuration register (SYSCFG_PMC) for STM32F42xxx and STM32F43xxx.</p> <p>ADC:</p> <p>Updated Section 13.9.3: Interleaved mode, Section 13.9.4: Alternate trigger mode, and Section 13.9.5: Combined regular/injected simultaneous mode to describe case of interrupted conversion.</p> <p>Updated Section : Temperature sensor, VREFINT and VBAT internal channels, Section 13.10: Temperature sensor, and Section 13.11: Battery charge monitoring.</p> <p>RTC:</p> <p>Updated BKP[31:0] bit description in Section 26.6.20: RTC backup registers (RTC_BKPxR).</p> <p>I2C:</p> <p>Updated Section 27.3.5: Programmable noise filter.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
19-Feb-2013	4 (continued)	<p>FSMC:</p> <p>Updated write FIFO size in Section 36.1: FSMC main features.</p> <p>Updated Figure 434: FSMC block diagram.</p> <p>Updated Section 36.5.4: NOR Flash/PSRAM controller asynchronous transactions.</p> <p>Modified differences between Mode B and mode 1 in Section : Mode 2/B - NOR Flash.</p> <p>Modified differences between Mode C and mode 1 in Section : Mode C - NOR Flash - OE toggling.</p> <p>Modified differences between Mode D and mode 1 in Section : Mode D - asynchronous access with extended address.</p> <p>Updated NWAIT signal in Figure 449: Asynchronous wait during a read access, Figure 450: Asynchronous wait during a write access, Figure 451: Wait configurations, Figure 452: Synchronous multiplexed read mode - NOR, PSRAM (CRAM), and Figure 453: Synchronous multiplexed write mode - PSRAM (CRAM).</p> <p>Updated Table 195 to Table 214.</p> <p>Updated Section : SRAM/NOR-Flash chip-select control registers 1..4 (FSMC_BCR1..4).</p> <p>DEBUG</p> <p>Updated Figure 485: Block diagram of STM32 MCU and Cortex®-M4 with FPU-level debug support.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
15-Sep-2013	5	<p>Added STM32F429xx and STM32F439xx part numbers.</p> <p>Replaced FSMC by FMC added Chrom-ART Accelerator, LCD-TFT and SAI interface.</p> <p>Updated Figure 2: System architecture for STM32F42xxx and STM32F43xxx devices.</p> <p>PWR:</p> <p>Updated Section 5.2.2: Brownout reset (BOR).</p> <p>Added note related to CSS enabling in Entering Stop mode sections in Section 5.3.4: Stop mode (STM32F405xx/07xx and STM32F415xx/17xx) and Section 5.3.5: Stop mode (STM32F42xxx and STM32F43xxx). Updated Stop mode entry in Table 27 and Table 29.</p> <p>Updated WUF bit definition in PWR_CSR registers. Changed CWUF and CSBF access type to 'w' in PWR_CR register.</p> <p>RCC: Updated LSEBYP bit definition in RCC_BDCR register.</p> <p>GPIOs:</p> <p>Updated description of OSPEEDR bits. Removed frequency value in description of OSPEEDR bits. Corrected typos: "IDRy[15:0]" replaced with "IDRy" in "GPIOx_IDR" register, "ODRy[15:0]" replaced with "ODRy" in "GPIOx_ODR" register and "OTy[1:0]" replaced with "OTy" in "GPIOx_OTYPER" register.</p> <p>DCMI: Updated Section 15.4: DCMI clocks.</p> <p>IWDG: Corrected Figure 213: Independent watchdog block diagram.</p> <p>RTC:</p> <p>Replaced all occurrences of "power-on reset" with "backup domain reset". Added caution note under Table 121: RTC register map and reset values. Changed SHPF bit type to 'r' in Section 26.6.4: RTC initialization and status register (RTC_ISR)..</p> <p>SPI: Updated definition of ERRIE bit in Section 28.5.2: SPI control register 2 (SPI_CR2).</p> <p>UART:</p> <p>Updated Section 30.3.8: LIN (local interconnection network) mode.</p> <p>Removed note in Section 30.3.13: Continuous communication using DMA.</p> <p>ETHERNET:</p> <p>Modified ETH_MACA0HR (and ETH_DMABMR reset values.</p> <p>Updated definitions of TSTS bit in ETH_MACSR, and TSTTR in ETH_PTPTSSR.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
15-Sep-2013	5 (continued)	<p>USB OTG-FS: Removed note related to VDD range limitation below Figure 387: OTG A-B device connection and Figure 388: USB peripheral-only connection.</p> <p>FSMC: Updated Table 229, Table 232, Table 235, Table 239. Replaced all occurrences of DATALAT by DATLAT and SRAM/CRAM by SRAM/PSRAM in the whole section. Updated Section 36.1: FSMC main features. Changed bits 27 to 20 of FSMC_BWTR1..4 to reserved. Updated Section 36.6.7: PC Card/CompactFlash operations. Updated WREN bit in Table 231, Table 232, Table 233, Table 236, Table 239, Table 242, Table 245, and Table 249. Updated Section 36.5.4: NOR Flash/PSRAM controller asynchronous transactions, Section : SRAM/NOR-Flash chip-select control registers 1..4 (FSMC_BCR1..4), Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FSMC_BTR1..4) and Section : SRAM/NOR-Flash write timing registers 1..4 (FSMC_BWTR1..4). Updated definition of PWID in Section : PC Card/NAND Flash control registers 2..4 (FSMC_PCR2..4).</p> <p>FMC: Updated TRDC definition in Section : SDRAM Timing registers 1,2 (FMC_SDTR1,2).</p> <p>DEBUG: updated Figure 487: JTAG TAP connections.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
03-Feb-2014	6	<p>Added note related to over-drive mode unavailable in 1.8 to 2.1 V VDD range in Section 3.5.1: Relation between CPU clock frequency and Flash memory read time.</p> <p>Updated maximum CPU frequency in Section 3.5.2: Adaptive real-time memory accelerator (ART Accelerator™).</p> <p>PWR: Updated Run mode/ over-drive mode in Section 5.1.4: Voltage regulator for STM32F42xxx and STM32F43xxx.</p> <p>RCC for STM32F42/43xx: Changed APB1/2 and AHB maximum frequencies.xw</p> <p>GPIOs: Updated Figure 27: Selecting an alternate function on STM32F42xxx and STM32F43xxx.</p> <p>DMA: Updated Section 10.3.7: Pointer incrementation and Section 10.3.11: Single and burst transfers..</p> <p>INTERRUPTS AND EVENTS: Updated Table 62: Vector table for STM32F42xxx and STM32F43xxx.</p> <p>ADC: Updated Section 13.3.10: Discontinuous mode/Section : Regular group.</p> <p>DCMI: Updated Section 15.5.2: DCMI physical interface.</p> <p>LTDC: Updated resolution in note below Figure 82: LCD-TFT Synchronous timings.</p> <p>TIM1 and 8: Added note related to IC1F in Section 17.4.7: TIM1 and TIM8 capture/compare mode register 1 (TIMx_CCMR1).</p> <p>TIM2 to 5: Updated note related to IC1F in Section 18.4.7: TIMx capture/compare mode register 1 (TIMx_CCMR1).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
03-Feb-2014	6 (continued)	<p>TIM9 to 14: Updated note related to IC1F in Section 19.5.5: TIM10/11/13/14 capture/compare mode register 1 (TIMx_CCMR1).</p> <p>RTC: Updated Section 26.3.11: RTC smooth digital calibration. Changed ALRBIE to ALRBE (bit 9) in Section 26.6.3: RTC control register (RTC_CR).</p> <p>I2C: Introduced Sm (standard mode) and Fm (fast mode) acronyms.</p> <p>FSMC: Updated BUSTURN definition in Table 245: FSMC_BTRx bit fields.</p> <p>FMC: Added Mobile LPDDR SDRAM. Updated Section : SDRAM initialization and Section : SDRAM controller read cycle and Figure 476: NAND Flash/PC Card controller waveforms for common memory access. Updated Section : SRAM/NOR-Flash chip-select control registers 1..4 (FMC_BCR1..4), Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FMC_BTR1..4), Section : SRAM/NOR-Flash write timing registers 1..4 (FMC_BWTR1..4), Section : SDRAM Timing registers 1,2 (FMC_SDTR1,2) and Section : SDRAM Refresh Timer register (FMC_SDRTR). Removed mention “default valeur after reset” in Section : Common memory space timing register 2..4 (FMC_PMEM2..4), Section : Attribute memory space timing registers 2..4 (FMC_PATT2..4), and Section : I/O space timing register 4 (FMC_PIO4). Updated BUSTURN definition in Table 288: FMC_BTRx bit fields. Updated REV_ID bits in Section 38.6.1: MCU device ID code.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
15-May-2014	7	<p>Embedded Flash memory interface: Updated Section : Physical remap in STM32F42xxx and STM32F43xxx. Updated bank 2 selection in Section 2.4: Boot configuration. Updated notes related to MERx and SER bits in Section : Mass Erase. Updated Section 3.7.5: Proprietary code readout protection (PCROP). Updated FLASH_OPTCR register reset value for STM32F42/43xx in Section 3.9.10: Flash option control register (FLASH_OPTCR) for STM32F42xxx and STM32F43xxx and Section 3.9.11: Flash option control register (FLASH_OPTCR1) for STM32F42xxx and STM32F43xxx.</p> <p>RCC (STM32F42/43xx): Updated PPLN caution note in Section 6.3.2: RCC PLL configuration register (RCC_PLLCFGR)</p> <p>SYSCFG Updated MEM_MODE in Section 9.3.1: SYSCFG memory remap register (SYSCFG_MEMRMP)</p> <p>LTDC: Changed resolution do XGA (1024x768) in Section 16.2: LTDC main features, Section 16.4.1: LTDC Global configuration parameters, and updated Section 16.7.3: LTDC Active Width Configuration Register (LTDC_AWCR).</p> <p>RTC Added note in Section 26.3.14: Calibration clock output.</p> <p>TIMER 1/8: Removed note related to IC1F bits in Section 17.4.7: TIM1 and TIM8 capture/compare mode register 1 (TIMx_CCMR1),</p> <p>TIM2 to 5: Replaced IC2S by CC2S. Updated Figure 161: Output stage of capture/compare channel (channel 1). Removed note related to IC1F bits in Section 18.4.7: TIMx capture/compare mode register 1 (TIMx_CCMR1).</p> <p>TIM9 to 14: Removed note related to IC1F bits in Section 19.5.5: TIM10/11/13/14 capture/compare mode register 1 (TIMx_CCMR1).</p> <p>USB OTG-HS: Updated DSPD definition in Section : OTG_HS device configuration register (OTG_HS_DCFG).</p> <p>FSMC Updated DATLAT bits definition in Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FSMC_BTR1..4).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
15-May-2014	7 (continued)	FMC Updated Figure 474: Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM). Updated DATLAT bits definition in Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FMC_BTR1..4). Updated FMC_BWTRx register address offsets in Table 297: FMC register map. DEBUG Added revision code '3' in Section : DBGMCU_IDCODE.

Table 316. Document revision history (continued)

Date	Version	Changes
14-Oct-2014	8	<p>Memory and bus architecture: Updated Table 3: Memory mapping vs. Boot mode/physical remap in STM32F405xx/07xx and STM32F415xx/17xx and Table 4: Memory mapping vs. Boot mode/physical remap in STM32F42xxx and STM32F43xxx.</p> <p>RCC (STM32F40/41xx) and RCC (STM32F42/43xx): Removed all references to Flash programming manual. Changed RCC_AHB1LPENR, RCC_APB1LPENR, RCC_APB2LPENR, RCC_PLLI2SCFGR and RCC_APB2LPENR reset values. Updated access type to “r” for bits 24 to 31 in RCC_CSR.</p> <p>GPIOs: Updated Figure 27: Selecting an alternate function on STM32F42xxx and STM32F43xxx.</p> <p>IWDG Update note in Table 107: Min/max IWDG timeout period (in ms) at 32 kHz (LSI).</p> <p>CRYPTO and HASH Removed STM32F405/407xx and STM32F42xx from the whole sections.</p> <p>Removed STM32F405/407xx and STM32F42xx from the whole section.</p> <p>TIM10/11/13/14 Added TIMx_DIER description in Section 19.5: TIM10/11/13/14 registers.</p> <p>ETHERNET: Updated Table 187: Clock range.</p> <p>USB OTG FS: Removed TRDT formula in Section 34.17.7: Worst case response time and added Table 203: TRDT values.</p> <p>USB OTG HS: Removed TRDT formula in Section 35.13.8: Worst case response time and added Table 213: TRDT values.</p> <p>FSMC: Updated EXTMOD definition in Section : SRAM/NOR-Flash chip-select control registers 1..4 (FSMC_BCR1..4). Updated ADDSET definition in Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FSMC_BTR1..4) and Section : SRAM/NOR-Flash write timing registers 1..4 (FSMC_BWTR1..4).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
14-Oct-2014	8 (continued)	FMC: Modified step 7 in Section : SDRAM initialization. Modified SDRAM refresh rate equations and example in Section : SDRAM Refresh Timer register (FMC_SDRTR) and updated definition of COUNT bits. Updated EXTMOD definition in Section : SRAM/NOR-Flash chip-select control registers 1..4 (FMC_BCR1..4). Updated ADDSET definition in Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FMC_BTR1..4) and Section : SRAM/NOR-Flash write timing registers 1..4 (FMC_BWTR1..4).

Table 316. Document revision history (continued)

Date	Version	Changes
16-Mar-2015	9	<p>PWR: Updated Section 5.1.2: Battery backup domain. Updated Table 23: Low-power mode summary to add Return from ISR as entry condition. Added Section : Entering low-power mode and Section : Exiting low-power mode. Updated Section : Entering Sleep mode, Section : Exiting Sleep mode, Table 24: Sleep-now entry and exit and Table 25: Sleep-on-exit entry and exit. Updated Section : Entering Stop mode (for STM32F405xx/07xx and STM32F415xx/17xx), Section : Exiting Stop mode (for STM32F405xx/07xx and STM32F415xx/17xx) and Table 27: Stop mode entry and exit (for STM32F405xx/07xx and STM32F415xx/17xx). Updated Section : Entering Stop mode (STM32F42xxx and STM32F43xxx), Section : Exiting Stop mode (STM32F42xxx and STM32F43xxx) and Table 29: Stop mode entry and exit (STM32F42xxx and STM32F43xxx). Updated Section : Entering Standby mode, Section : Exiting Standby mode and Table 30: Standby mode entry and exit.</p> <p>RCC: Updated bits 24 to 31 access type in Section 7.3.21: RCC clock control & status register (RCC_CSR).</p> <p>GPIOs: Added port A reset value in Section 8.4.3: GPIO port output speed register (GPIOx_OSPEEDR) (x = A..I/J/K).</p> <p>DMA: Update FTH[1:0] description in Section 10.5.10: DMA stream x FIFO control register (DMA_SxFCR) (x = 0..7).</p> <p>TIM2/5: Register format changed to 32 bits instead of 16 in Section 18.4.10: TIMx counter (TIMx_CNT) and Section 18.4.12: TIMx auto-reload register (TIMx_ARR).</p> <p>TIM9 to 14: Updated Table 101: TIMx internal trigger connection</p> <p>WWDG: Updated Figure 214: Watchdog block diagram and Section 22.4: How to program the watchdog timeout. Updated Figure 215: Window watchdog timing diagram</p> <p>RNG: Replaced PLL48CLK by RNG_CLK in the whole section.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
16-Mar-2015	9 (continued)	<p>I2C2: Updated <code>FREQ[5:0]</code> description in Section 27.6.2: I2C Control register 2 (<code>I2C_CR2</code>).</p> <p>USART: Removed note related to <code>RXNEIE</code> in Section : Reception using DMA</p> <p>FSMC: Updated Figure 474: Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM).</p> <p>USB OTG FS Updated Table 203: TRDT values</p> <p>FMC Updated <code>FMC_NL</code> in Figure 456: FMC block diagram. Updated 'Memory wait' and 'Memory data bus high-z' parameters in Table 289: Programmable NAND Flash/PC Card access parameters. Updated Section : Common memory space timing register 2..4 (<code>FMC_PMEM2..4</code>). Updated Figure 476: NAND Flash/PC Card controller waveforms for common memory access.</p> <p>DEBUG: Updated <code>REV_ID[15:0]</code> and JTAG ID code in Section 38.6.1: MCU device ID code and Section 38.6.2: Boundary scan TAP, respectively</p>

Table 316. Document revision history (continued)

Date	Version	Changes
28-Jul-2015	10	<p>Embedded Flash memory interface Updated Section 3.7.5: Proprietary code readout protection (PCROP),</p> <p>Power controller (PWR) Added the last sentence in Subsection: Entering low-power mode of Section 5.3: Low-power modes, Added the bullet points about the interrupt in mode entry in Table 24: Sleep-now entry and exit, Table 25: Sleep-on-exit entry and exit, Table 27: Stop mode entry and exit (for STM32F405xx/07xx and STM32F415xx/17xx), Table 29: Stop mode entry and exit (STM32F42xxx and STM32F43xxx) Added the last point to Mode entry, on return from ISR in Table 30: Standby mode entry and exit, Added the note in Section: Entering sleep mode in Section 5.3.3: Sleep mode.</p> <p>General-purpose I/Os (GPIO) Updated OSPEED[1:0] definition of GPIOx_OSPEEDR register in Section 8.4.3: GPIO port output speed register (GPIOx_OSPEEDR) (x = A..I/J/K)</p> <p>LCD-TFT Controller (LTDC) Corrected the bit field for WHSTPOS in the second bullet point in Section: Window in Section 16.4.2: Layer programmable parameters.</p> <p>Advanced-control timers (TIM1&TIM8) Added the note in Section 17.3.20: Timer synchronization, Updated ETF[3:0] description in Section 17.4.3: TIM1 and TIM8 slave mode control register (TIMx_SMCR), Updated IC1F[3:0] description in Section 17.4.7: TIM1 and TIM8 capture/compare mode register 1 (TIMx_CCMR1), Added the note to MMS2 bit description in Section 17.4.8: TIM1 and TIM8 capture/compare mode register 2 (TIMx_CCMR2), Added the note to SMS[2:0] bit description in Section 17.4.3: TIM1 and TIM8 slave mode control register (TIMx_SMCR).</p> <p>General-purpose timers (TIM2 to TIM5) Added the note in Section 18.3.15: Timer synchronization, Updated SMS[2:0] description in Section 18.4.3: TIMx slave mode control register (TIMx_SMCR), Added the note to MMS2 bit description in Section 18.4.2: TIMx control register 2 (TIMx_CR2), Added the note to SMS[2:0] bit description in Section 18.4.3: TIMx slave mode control register (TIMx_SMCR).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
28-Jul-2015	10 (Continued)	<p>General-purpose timers (TIM9 to TIM14) Added the note in Section 19.3.12: Timer synchronization (TIM9/12), Added the note to MMS2 bit description, Added the note to SMS[2:0] bit description in Section 19.4.2: TIM9/12 slave mode control register (TIMx_SMCR).</p> <p>Window watchdog (WWDG) Updated.Figure 214: Watchdog block diagram</p> <p>Controller area network (bxCAN) Replaced tCAN with tq,</p> <p>Flexible static memory controller (FSMC) Added the paragraph about Cross boundary page for Cellular RAM 1.5 in Section 36.5.5: Synchronous transactions, Updated MEMHIZx, MEMHOLDx, MEMSETx bit field descriptions for FSMC_PME2..4 register in Section 36.5.5: Synchronous transactions, Updated ATTSET, ATTHOLD, ATTHIZ bit field descriptions for FSMC_PATT2..4 register in Section 36.5.5: Synchronous transactions, Updated IRS and IFS bit descriptions for FMC_SR2..4 in Section 36.5.5: Synchronous transactions, Renamed ADDSET as ADDSET[3:0] and MTYP as MTYP[1:0], Addition of CPSIZE in FSMC_BCRx bit fields in Table 226: FSMC_BCRx bit fields, Table 228: FSMC_BCRx bit fields, Table 231: FSMC_BCRx bit fields, Table 234: FSMC_BCRx bit fields, Table 237: FSMC_BCRx bit fields, Table 240: FSMC_BCRx bit fields, Table 242: FSMC_BCRx bit fields, Added CPIZE[2:0] in FMC_BCR1...4 registers in ,Section 36.5.6: NOR/PSRAM control registers Section NOR/PSRAM control re Added CPSIZE[2:0] for FMC_BCRx registers in Section 36.6.9: FSMC register map.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
28-Jul-2015	10 (Continued)	<p>Flexible memory controller (FMC)</p> <p>Added the paragraph about Cross boundary page for Cellular RAM 1.5 in Section 37.5.5: Synchronous transactions,</p> <p>Updated BUSTURN bit field description for FMC_BTR1..4 register in Section 37.5.6: NOR/PSRAM controller registers,</p> <p>Updated MEMHIZx, MEMHOLDx, MEMSETx bit field descriptions for FMC_PME2..4 register in Section 37.6.8: NAND Flash/PC Card controller registers,</p> <p>Updated ATTSET, ATTHOLD, ATTHIZ bit field descriptions for FMC_PATT2..4 register in Section 37.6.8: NAND Flash/PC Card controller registers,</p> <p>Updated IRS and IFS bit descriptions for FMC_SR2..4 in Section 37.6.8: NAND Flash/PC Card controller registers,</p> <p>Updated the section SDRAM initialization with the last item in the numbered list in Section 37.7.5: SDRAM controller registers,</p> <p>Renamed ADDSET as ADDSET[3:0] and MTYP as MTYP[1:0],</p> <p>Addition of CPSIZE in Table 269: FMC_BCRx bit fields, Table 271: FMC_BCRx bit fields, Table 274: FMC_BCRx bit fields, Table 277: FMC_BCRx bit fields, Table 280: FMC_BCRx bit fields, Table 283: FMC_BCRx bit fields, Table 285: FMC_BCRx bit fields, Table 287: FMC_BCRx bit fields,</p> <p>Added the paragraph about Cross boundary page for Cellular RAM 1.5 in Section 37.5.5: Synchronous transactions,</p> <p>Added CPIZE[2:0] in FMC_BCR1...4 registers in Section 37.5.6: NOR/PSRAM controller registers,</p> <p>Added CPSIZE[2:0] for FMC_BCRx registers in Section 37.8: FMC register map.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
20-Oct-2015	11	<p>Reset and clock controller (RCC) Updated STM32F405/407/415/417xx Figure 21: Clock tree. Updated</p> <p>General purpose I/O (GPIOs) Changed definition of OSPEEDR bits in Section 8.4.3: GPIO port output speed register (GPIOx_OSPEEDR) (x = A..I/J/K).</p> <p>LCD-TFT display controller (LTDC): Changed LRDC_IER into LTDC_IER in Section 16.5: LTDC interrupts. Updated AHBP[11:0], AAV[11:0 and TOTALW[11:0 in Table 92: LTDC register map and reset values.</p> <p>Controller area network (bxCAN): Updated Section 32.3.4: Acceptance filters and Section 32.7.4: Identifier filtering.</p> <p>Flexible static memory controller (FSMC) Updated BUSTURN description in Section : SRAM/NOR-Flash write timing registers 1..4 (FSMC_BWTR1..4) and Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FSMC_BTR1..4) Updated note related to IRS and IFS bits in Section : FIFO status and interrupt register 2..4 (FSMC_SR2..4).</p> <p>Flexible memory controller (FMC) Updated paragraph related to the cacheable read FIFO in Section : SDRAM controller read cycle. Updated BUSTURN description in Section : SRAM/NOR-Flash write timing registers 1..4 (FMC_BWTR1..4) and Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FMC_BTR1..4). Updated note related to IRS and IFS bits in Section : FIFO status and interrupt register 2..4 (FMC_SR2..4).</p> <p>Real-time clock (RTC2) Updated WUCKSEL prescaler input in Figure 237: RTC block diagram. Updated 3rd step in Section : Programming the wakeup timer. Updated WUTWF bit definition in Section 26.6.4: RTC initialization and status register (RTC_ISR).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
17-May-2016	12	<p>Flash memory interface Removed note related to boot from Bank 2 in Section 2.4: Boot configuration. Updated notes in Section 3.7.3: Read protection (RDP). Changed number of LATENCY bits in Section 3.9.2: Flash access control register (FLASH_ACR) for STM32F42xxx and STM32F43xxx In Table 9: 1 Mbyte dual bank Flash memory organization (STM32F42xxx and STM32F43xxx): updated sector 19 size and option bytes (bank 2) address range.</p> <p>Power control (PWR) Removed reference to low-power mode in Section 5.1.4: Voltage regulator for STM32F42xxx and STM32F43xxx, Section : Entering Stop mode (STM32F42xxx and STM32F43xxx) and Section : Exiting Stop mode (STM32F42xxx and STM32F43xxx).</p> <p>Analog-to-digital converter (ADC) Added note related to ADC_HTR and ADC_LTR register programming in Section 13.13.7: ADC watchdog higher threshold register (ADC_HTR) and Section 13.13.8: ADC watchdog lower threshold register (ADC_LTR).</p> <p>Chrom-Art Accelerator™ controller (DMA2D) Updated Section 11.3.12: DMA2D transfer control (start, suspend, abort and completion). Section 11.5.8: DMA2D foreground PFC control register (DMA2D_FGPFCCR): updated START bit access type Section 11.5.10: DMA2D background PFC control register (DMA2D_BGPFCCR): updated START bit access and description.</p> <p>LCD-TFT controller (LTDC) Updated Section 16.3.2: LTDC reset and clocks. Modified LCD_DE description in Table 89: LCD-TFT pins and signal interface. Modified Section 16.7.15: LTDC Layerx Window Horizontal Position Configuration Register (LTDC_LxWHPCR) (where x=1..2) and Section 16.7.16: LTDC Layerx Window Vertical Position Configuration Register (LTDC_LxWVPCR) (where x=1..2).</p> <p>General-purpose timers (TIM2 to TIM5) Updated Section 18.4.11: TIMx prescaler (TIMx_PSC).</p> <p>General-purpose timers (TIM9 to TIM14) Added OPM bit in Section 19.5.1: TIM10/11/13/14 control register 1 (TIMx_CR1). Updated Section 19.4.9: TIM9/12 prescaler (TIMx_PSC) and Section 19.5.8: TIM10/11/13/14 prescaler (TIMx_PSC).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
17-May-2016	12 (continued)	<p>General-purpose timers (TIM6 and TIM7) Updated Section 20.4.7: TIM6 and TIM7 prescaler (TIMx_PSC).</p> <p>Real-time clock (RTC) Updated conditions for running under System reset in Section 26.3.7: Resetting the RTC. Updated Section 26.3.14: Calibration clock output. Added note related to TSE in Section 26.6.3: RTC control register (RTC_CR). Updated caution note related to TAMP1TRG in Section 26.6.17: RTC tamper and alternate function configuration register (RTC_TAFCR) register.</p> <p>Universal synchronous asynchronous receiver transmitter (USART) Replaced all occurrences of nCTS by CTS, nRTS by RTS and SCLK by CK.</p> <p>Flexible static memory controller (FSMC) Updated Section 36.3: AHB interface. Added note related to the hold phase delay below Figure 454: NAND/PC Card controller timing for common memory access. Updated Section 36.6.5: NAND Flash prewait functionality. Updated BUSTURN description in Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FSMC_BTR1..4). Updated MEMHOLDx in Section : Common memory space timing register 2..4 (FSMC_PMEM2..4) and ATTHOLD in Section : Attribute memory space timing registers 2..4 (FSMC_PATT2..4).</p> <p>Flexible memory controller (FMC) Updated Section 37.3: AHB interface. Added note related to the hold phase delay below Figure 476: NAND Flash/PC Card controller waveforms for common memory access. Updated Section 37.6.5: NAND Flash prewait functionality. Updated BUSTURN description in Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FMC_BTR1..4). Updated MEMHOLDx in Section : Common memory space timing register 2..4 (FMC_PMEM2..4) and ATTHOLD in Section : Attribute memory space timing registers 2..4 (FMC_PATT2..4).</p> <p>Debug (DBG) Updated value to be programmed to the ETM Trace Start/stop register to enable the trace in Section 38.15.4: ETM configuration example.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
20-Sep-2016	13	<p>Analog-to-digital converter (ADC) Updated DMA mode 1 and DMA mode 3 description in Section 13.9: Multi ADC mode.</p> <p>LCD-TFT controller Updated values to be programmed to LTDC_SSCR in Section : Example of Synchronous timings configuration Updated Section 16.4.2: Layer programmable parameters/Windowing.</p> <p>Advanced-control timers (TIM1 and TIM8) Updated Section 17.3.21: Debug mode. Extended Section 17.4.20: TIM1 and TIM8 DMA address for full transfer (TIMx_DMAR) to 32 bits. Updated Table 95: Output control bits for complementary OCx and OCxN channels with break feature output state for MOE = 0. Updated TIM1 and TIM8 auto-reload register (TIMx_ARR) reset value. Updated TIMx_CCR1/2/3/4 description when CC1 channel is configured as inputs and changed bit access type to rw/ro.</p> <p>General-purpose timers (TIM2 to TIM5) Updated TIMx auto-reload register (TIMx_ARR) reset value. Updated TIMx_CCR1/2/3/4 description when CC1 channel is configured as inputs and changed bit access type to rw/ro.</p> <p>General-purpose timers (TIM9 to TIM14) Updated TIM9/12 auto-reload register (TIMx_ARR) and TIM10/11/13/14 auto-reload register (TIMx_ARR) reset value. Updated TIMx_CCR1 description when CC1 channel is configured as inputs and changed bit access type to rw/ro.</p> <p>Basic timers (TIM6 to TIM7) Updated TIM6 and TIM7 auto-reload register (TIMx_ARR).</p> <p>Secure digital input/output interface (SDIO) Updated Section 31.1: SDIO main features up to 50 MHz. Updated Section 31.3: SDIO functional description SDIO_CK description. Updated note removing 48 MHz in Section 31.9.1: SDIO power control register (SDIO_POWER), Section 31.9.2: SDI clock control register (SDIO_CLKCR), Section 31.9.4: SDIO command register (SDIO_CMD) and Section 31.9.9: SDIO data control register (SDIO_DCTRL).</p>

Table 316. Document revision history (continued)

Date	Version	Changes
20-Sep-2016	13 (continued)	FMC Update BUSTURN bit description in Section : SRAM/NOR-Flash chip-select timing registers 1..4 (FMC_BTR1..4) and Section : SRAM/NOR-Flash write timing registers 1..4 (FMC_BWTR1..4). Debug support Specified behavior of timers with complementary outputs in Section 38.16.2: Debug support for timers, watchdog, bxCAN and I2C. Updated DBG_TIMx_STOP bit description in Section 38.16.4: Debug MCU APB1 freeze register (DBGMCU_APB1_FZ) and Section 38.16.4: Debug MCU APB1 freeze register (DBGMCU_APB1_FZ). Electronic signature Updated Section 24.1: Unique device ID register (96 bits).
21-Apr-2017	14	Updated: – Section 5.5.2: PWR power control/status register (PWR_CSR) for STM32F42xxx and STM32F43xxx – Section 6.3.14: RCC APB2 peripheral clock enable register (RCC_APB2ENR) – Section 14.3.5: DAC output voltage – Section 38.6.1: MCU device ID code – Figure 237: RTC block diagram Deleted: – Section 7.3.15: RCC APB2 peripheral clock enable register(RCC_APB2ENR)
18-Jul-2017	15	Updated: – Section 3.9.10: Flash option control register (FLASH_OPTCR) for STM32F42xxx and STM32F43xxx – OTG_FS USB configuration register (OTG_FS_GUSBCFG) – Table 142: Error calculation for programmed baud rates at fPCLK = 42 MHz or fPCLK = 84 Hz, oversampling by 16 and Table 143: Error calculation for programmed baud rates at fPCLK = 42 MHz or fPCLK = 84 MHz, oversampling by 8.
23-Apr-2018	16	Updated: – Section 30.6.1: Status register (USART_SR) – Section 34.16.4: Device-mode registers – Section 34.17.6: Operational model – Section 35.12.4: Device-mode registers – Section 34: USB on-the-go full-speed (OTG_FS) – Table 199: Host-mode control and status registers (CSRs) – Table 205: OTG_FS register map and reset values – Table 210: Device-mode control and status registers – Table 215: OTG_HS register map and reset values Added: – Figure 412: SOF trigger output to TIM2 ITR1 connection – RXOLNY register changed from SPI_CR2 to SPI_CR1 in Section 28.3.4: Configuring the SPI for half-duplex communication and Unidirectional receive-only procedure (BIDIMODE=0 and RXONLY=1)

Table 316. Document revision history (continued)

Date	Version	Changes
07-Jun-2018	17	Updated: <ul style="list-style-type: none">– Figure 16: Clock tree (STM32F42xxx an STM32F43xxx) and Figure 21: Clock tree (STM32F405xx/07xx and STM32F415xx/17xx)– Figure 27: Selecting an alternate function on STM32F42xxx and STM32F43xxx– Table 61: Vector table for STM32F405xx/07xx and STM32F415xx/17xx and Table 62: Vector table for STM32F42xxx and STM32F43xxx– Section 29.17.5: SAI xInterrupt mask register (SAI_xIM) where x is A or B– Section 38.6.1: MCU device ID code

Table 316. Document revision history (continued)

Date	Version	Changes
25-Feb-2019	18	<p>Section 6: Reset and clock control for STM32F42xxx and STM32F43xxx (RCC) Updated OTGHSULPILPEN bit description in RCC AHB1 peripheral clock enable in low power mode register (RCC_AHB1LPENR) and OTGHSULPIEN bit description in RCC AHB1 peripheral clock register (RCC_AHB1ENR).</p> <p>Section 7: Reset and clock control for STM32F405xx/07xx and STM32F415xx/17xx(RCC): Updated RCC APB2 peripheral clock enabled in low power mode register (RCC_APB2LPENR) reset value. Updated OTGHSULPILPEN bit description in RCC AHB1 peripheral clock enable in low power mode register (RCC_AHB1LPENR) and OTGHSULPIEN bit description in RCC AHB1 peripheral clock enable register (RCC_AHB1ENR).</p> <p>Section 13: Analog-to-digital converter (ADC) Update Section : Dual ADC mode.</p> <p>Section 17: Advanced-control timers (TIM1 and TIM8) Updated Figure 113: Capture/compare channel 1 main circuit. Figure 19: General-purpose timers (TIM9 to TIM14) Updated Figure 194: Capture/compare channel 1 main circuit.</p> <p>Section 34: USB on-the-go full-speed (OTG_FS) Updated Section : SETUP and OUT data transfers and Updated Section : IN data transfers. Modified Table 200: Device-mode control and status registers. Section 35: USB on-the-go high-speed (OTG_HS) Updated Table 208: Core global control and status registers (CSRs) and Table 210: Device-mode control and status registers. Updated Section : OTG_HS device IN endpoint transmit FIFO size register (OTG_HS_DIEPTXFx) (x = 1..5, where x is the FIFO_number), Section : OTG device endpoint-x control register (OTG_HS_DIEPCTLx) (x = 0..5, where x = Endpoint_number), Section : OTG_HS device endpoint-x control register (OTG_HS_DOEPCTLx) (x = 1..5, where x = Endpoint_number), Section : OTG_HS device endpoint-x interrupt register (OTG_HS_DIEPINTx) (x = 0..5, where x = Endpoint_number), Section : OTG_HS device endpoint-x interrupt register (OTG_HS_DOEPINTx) (x = 0..5, where x = Endpoint_number), Section : OTG_HS device endpoint-x DMA address register (OTG_HS_DIEPDMAx / OTG_HS_DOEPDMAx) (x = 0..5, where x = Endpoint_number). Updated Section : SETUP and OUT data transfers and Section : IN data transfers.</p> <p>Section 38: Debug support (DBG) Updated REV_ID in DBGMCU_CR register.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
25-Feb-2021	19	<p>Updated:</p> <ul style="list-style-type: none"> – Section 2: Memory and bus architecture: – Figure 1: System architecture for STM32F405xx/07xx and STM32F415xx/17xx devices – Figure 2: System architecture for STM32F42xxx and STM32F43xxx devices – Section 3: Embedded Flash memory interface: – Table 16: Description of the option bytes (STM32F405xx/07xx and STM32F415xx/17xx) – Table 17: Description of the option bytes (STM32F42xxx and STM32F43xxx) – Section 12: Interrupts and events: – Table 61: Vector table for STM32F405xx/07xx and STM32F415xx/17xx – Table 62: Vector table for STM32F42xxx and STM32F43xxx – Section 13: Analog-to-digital converter (ADC): – Section 13.3.5: Continuous conversion mode – Section 13.8.1: Using the DMA – Section 13.10: Temperature sensor – Section 17: Advanced-control timers (TIM1 and TIM8): – Figure 86: Advanced-control timer block diagram – Section 17.4.9: TIM1 and TIM8 capture/compare enable register (TIMx_CCER) – Section 27: Inter-integrated circuit (I2C) interface: – Section 27.6.2: I2C Control register 2 (I2C_CR2) – Section 27.6.8: I2C Clock control register (I2C_CCR) – Section 31: Secure digital input/output interface (SDIO): – Section 31.9.2: SDI clock control register (SDIO_CLKCR) – Section 32: Controller area network (bxCAN): – Section 32.4.1: Initialization mode – Section 33: Ethernet (ETH): media access control (MAC) with DMA controller: – Section : TxDMA operation: default (non-OSF) mode – Section : Normal Tx DMA descriptors – Section 35: USB on-the-go high-speed (OTG_HS): – Section : Host port power – Section : OTG_HS core interrupt register (OTG_HS_GINTSTS) – Section : OTG_HS all endpoints interrupt mask register (OTG_HS_DAINTRMSK) – Table 215: OTG_HS register map and reset values – Section 35.13.2: Host initialization – Figure 416: Transmit FIFO write task – Figure 417: Receive FIFO read task – Figure 426: Receive FIFO packet read in slave mode – Figure 427: Processing a SETUP packet – Section 38: Debug support (DBG): – Section : DBGMCU_IDCODE

Table 316. Document revision history (continued)

Date	Version	Changes
05-Feb-2024	20	<p><i>Section : Introduction:</i></p> <ul style="list-style-type: none"> – Mentioned that the microcontrollers include ST state-of-the-art patented technology – Added errata sheets in the list of reference documents. <p>Section 2: Memory and bus architecture</p> <ul style="list-style-type: none"> – <i>Section 2.3.1: Embedded SRAM</i>, updated the SRAM that can be accessed through System or I-Code/D-Code bus. <p>Section 3.4: Embedded flash memory in STM32F42xxx and STM32F43xxx</p> <ul style="list-style-type: none"> – Updated Bank 2 section 14 base address in <i>Table 12: Flash module - 2 Mbyte dual bank organization (STM32F42xxx and STM32F43xxx)</i>. – Specified that dual bank organization is not available on 512 Kbyte devices, and added <i>Table 16: 512 Kbyte single bank flash memory organization (STM32F42xxx and STM32F43xxx)</i>. – Updated <i>Section 3.8.2: Program/erase parallelism</i>. – In <i>Section 3.9.3: Read protection (RDP)</i>, added note concerning RDP when debugger is connected through JTAG/SWD. <p>Section 5: Power controller (PWR)</p> <ul style="list-style-type: none"> – Updated <i>Figure 12: Power-on reset/power-down reset waveform</i>. – Updated no external battery use case in <i>Section 5.1.2: Battery backup domain</i>. – Updated DBP bit description in <i>PWR power control register (PWR_CR)</i> for <i>STM32F405xx/07xx</i> and <i>STM32F415xx/17xx</i> and <i>PWR power control register (PWR_CR)</i> for <i>STM32F42xxx</i> and <i>STM32F43xxx</i>. – Updated BRE bit description in <i>PWR power control/status register (PWR_CSR)</i> for <i>STM32F405xx/07xx</i> and <i>STM32F415xx/17xx</i> and <i>PWR power control/status register (PWR_CSR)</i> for <i>STM32F42xxx</i> and <i>STM32F43xxx</i>. <p>Section 6: Reset and clock control for STM32F42xxx and STM32F43xxx and NA(RCC)</p> <ul style="list-style-type: none"> – Updated <i>Section 6.1.1: System reset</i> and <i>Section 6.1.3: Backup domain reset</i>. – Updated ethernet PTP clock in <i>Figure 16: Clock tree</i>. – Added note regarding backup domain reset in BDRST bit of <i>RCC Backup domain control register (RCC_BDCR)</i>. – Added register reset values in <i>Table 38: RCC register map and reset values for STM32F42xxx and STM32F43xxx</i> <p>Section 7: Reset and clock control for STM32F405xx/07xx and STM32F415xx/17xx(RCC)</p> <ul style="list-style-type: none"> – Updated <i>Section 7.1.1: System reset</i> and <i>Section 7.1.3: Backup domain reset</i>. – Updated ethernet PTP clock in <i>Figure 21: Clock tree</i> – Added note regarding backup domain reset in BDRST bit of <i>RCC Backup domain control register (RCC_BDCR)</i>. – Added register reset values in <i>Table 39: RCC register map and reset values for STM32F405xx/07xx and STM32F415xx/17xx</i>

Table 316. Document revision history (continued)

Date	Version	Changes
05-Feb-2024	20 (continued)	<p>Section 10: DMA controller (DMA) Updated DMA stream x FIFO control register (DMA_SxFCR) (x = 0..7) address offset.</p> <p>Section 12: Interrupts and events Changed Pending register (EXTI_PR) reset value to 0x0000 0000.</p> <p>Section 17: Advanced-control timers (TIM1 and TIM8) Updated Section 17.3.7: PWM input mode. Updated SMS in Section 17.4.3: TIM1 and TIM8 slave mode control register (TIMx_SMCR). Updated OC1PE in Section 17.4.7: TIM1 and TIM8 capture/compare mode register 1 (TIMx_CCMR1).</p> <p>Section 22: Window watchdog (WWDG) Updated t_{WWDG} equation in Section 22.4: How to program the watchdog timeout.</p> <p>Section 26: Real-time clock (RTC) – Updated HSE clock in Figure 237: RTC block diagram (NA devices). – Updated Section 26.3.6: Reading the calendar.</p> <p>Section 29: Serial audio interface (SAI) – In the whole section, replaced TDM by free protocol mode. – In Section 29.18.4: SAI x frame configuration register (SAI_XFRCR) where x is A or B, specified that FRL[7:0] must be configured when the audio block is disabled.</p> <p>Section 34: USB on-the-go full-speed (OTG_FS) – Updated Figure 392: Device-mode FIFO address mapping and AHB FIFO access mapping. – Modified OTG_FS USB configuration register (OTG_FS_GUSBCFG) OTG_FS_GUSBCFG reset value.</p> <p>Section 33: Ethernet (ETH): media access control (MAC) with DMA controller Updated bits that control the checksum in Section : Transmit checksum offload</p> <p>Section 38: Debug support (DBG) Removed note on APB bridge write buffer after Table 302: Flexible SWJ-DP pin assignment Updated REV_ID[15:0] in Section : DBGMCU_IDCODE</p> <p>Section 39: Device electronic signature Updated Section 39.1: Unique device ID register (96 bits)</p> <p>Added Section 40: Important security notice.</p>

Table 316. Document revision history (continued)

Date	Version	Changes
07-Jun-2024	21	Updated the note in Bit[11:0] description of Section 27.6.8: I²C Clock control register (I2C_CCR) . Fixed typo in Section 12.1.3: Interrupt and exception vectors .

Index

A

ADC_CCR	430
ADC_CDR	433
ADC_CR1	419
ADC_CR2	421
ADC_CSR	429
ADC_DR	428
ADC_HTR	424
ADC_JDRx	428
ADC_JOFRx	424
ADC_JSQR	427
ADC_LTR	425
ADC_SMPR1	423
ADC_SMPR2	423
ADC_SQR1	425
ADC_SQR2	426
ADC_SQR3	426
ADC_SR	418

C

CAN_BTR	1109
CAN_ESR	1108
CAN_FA1R	1119
CAN_FFA1R	1119
CAN_FiRx	1120
CAN_FM1R	1118
CAN_FMR	1117
CAN_FS1R	1118
CAN_IER	1106
CAN_MCR	1100
CAN_MSR	1102
CAN_RDHxR	1116
CAN_RDLxR	1116
CAN_RDTxR	1115
CAN_RF0R	1105
CAN_RF1R	1106
CAN_RlRx	1114
CAN_TDHxR	1113
CAN_TDLxR	1113
CAN_TDTxR	1112
CAN_TlRx	1111
CAN_TSR	1103
CRC_DR	115
CRC_IDR	115
CRYP_CR	751, 753
CRYP_DIN	757
CRYP_DMACR	759

CRYP_DOUT	758
CRYP_IMSCR	759
CRYP_IV0LR	763
CRYP_IV0RR	763
CRYP_IV1LR	764
CRYP_IV1RR	764
CRYP_K0LR	761
CRYP_K0RR	761
CRYP_K1LR	762
CRYP_K1RR	762
CRYP_K2LR	762
CRYP_K2RR	762
CRYP_K3LR	762
CRYP_K3RR	763
CRYP_MISR	760
CRYP_RISR	760
CRYP_SR	756

D

DAC_CR	448
DAC_DHR12L1	452
DAC_DHR12L2	453
DAC_DHR12LD	454
DAC_DHR12R1	451
DAC_DHR12R2	453
DAC_DHR12RD	454
DAC_DHR8R1	452
DAC_DHR8R2	453
DAC_DHR8RD	455
DAC_DOR1	455
DAC_DOR2	455
DAC_SR	456
DAC_SWTRIGR	451
DBGMCU_APB1_FZ	1708
DBGMCU_APB2_FZ	1709
DBGMCU_CR	1706
DBGMCU_IDCODE	1693
DCMI_CR	470
DCMI_CWSIZE	480
DCMI_CWSTRT	480
DCMI_DR	481
DCMI_ESCR	478
DCMI_ESUR	479
DCMI_ICR	477
DCMI_IER	475
DCMI_MIS	476
DCMI_RIS	474
DCMI_SR	473

DMA_HIFCR	330
DMA_HISR	329
DMA_LIFCR	330
DMA_LISR	328
DMA_SxCR	331
DMA_SxFCR	336
DMA_SxM0AR	335
DMA_SxM1AR	335
DMA_SxNDTR	334
DMA_SxPAR	335

E

ETH_DMABMR	1226
ETH_DMACHRBAR	1239
ETH_DMACHRDR	1238
ETH_DMACHTBAR	1238
ETH_DMACHTDR	1238
ETH_DMAIER	1235
ETH_DMAMFBOCR	1237
ETH_DMAOMR	1232
ETH_DMARDLAR	1228
ETH_DMARPDR	1228
ETH_DMARSWTR	1237
ETH_DMASR	1229
ETH_DMATDLAR	1229
ETH_DMATPDR	1227
ETH_MACA0HR	1208
ETH_MACA0LR	1209
ETH_MACA1HR	1209
ETH_MACA1LR	1210
ETH_MACA2HR	1210
ETH_MACA2LR	1211
ETH_MACA3HR	1212
ETH_MACA3LR	1212
ETH_MACCCR	1194
ETH_MACDBGRR	1205
ETH_MACFCR	1201
ETH_MACFFR	1197
ETH_MACHTHR	1198
ETH_MACHTLR	1199
ETH_MACIMR	1208
ETH_MACMIAR	1199
ETH_MACMIIDR	1200
ETH_MACPMTCSR	1204
ETH_MACRWUFR	1203
ETH_MACSR	1207
ETH_MACVLANT	1202
ETH_MMCCR	1213
ETH_MMCRAECR	1218
ETH_MMCRAFCR	1217
ETH_MMCRAFCR	1218

ETH_MMCRIMR	1215
ETH_MMCRIR	1213
ETH_MMCTGFCR	1217
ETH_MMCTGFMSCCR	1217
ETH_MMCTGFSCCR	1216
ETH_MMCTIMR	1216
ETH_MMCTIR	1214
ETH_PTPPPSCR	1225
ETH_PTPSSIR	1221
ETH_PTPTSAR	1223
ETH_PTPTSCR	1218
ETH_PTPTSHR	1221
ETH_PTPTSHUR	1222
ETH_PTPTSLR	1222
ETH_PTPTSLUR	1223
ETH_PTPTSSR	1224
ETH_PTPTTHR	1224
ETH_PTPTTLR	1224
EXTI_EMR	387
EXTI_FTSR	388
EXTI_IMR	387
EXTI_PR	389
EXTI_RTSR	388
EXTI_SWIER	389

F

FLITF_FCR	104, 106
FLITF_FKEYR	101
FLITF_FOPTCR	107, 109, 111
FLITF_FOPTKEYR	101
FLITF_FSR	102-103
FSMC_BCR1..4	1580, 1643
FSMC_BTR1..4	1583, 1645
FSMC_BWTR1..4	1586, 1649
FSMC_PCR2..4	1596
FSMC_PMEM2..4	1598
FSMC_SR2..4	1597

G

GPIOx_AFRH	289
GPIOx_AFRL	288
GPIOx_BSRR	287
GPIOx_IDR	286
GPIOx_LCKR	287
GPIOx_MODER	284
GPIOx_ODR	286
GPIOx_OSPEEDR	285
GPIOx_OTYPER	284
GPIOx_PUPDR	285

H

HASH_CR	785, 788
HASH_CSRx	797
HASH_DIN	791
HASH_HR0	793
HASH_HR1	793-794
HASH_HR2	793-794
HASH_HR3	794
HASH_HR4	794
HASH_IMR	795
HASH_SR	796
HASH_STR	792

I

I2C_CCR	873
I2C_CR1	863
I2C_CR2	865
I2C_DR	868
I2C_OAR1	867
I2C_OAR2	867
I2C_SR1	868
I2C_SR2	871
I2C_TRISE	874
IWDG_KR	713
IWDG_PR	713
IWDG_RLR	714
IWDG_SR	714

O

OTG_FS_CID	1293
OTG_FS_DAIN_T	1310
OTG_FS_DAIN_TMSK	1311
OTG_FS_DCFG	1305
OTG_FS_DCTL	1306
OTG_FS_DIEPCTL0	1312
OTG_FS_DIEPCTLx	1314
OTG_FS_DIEPEMPMSK	1312
OTG_FS_DIEPINTx	1321
OTG_FS_DIEPMSK	1308
OTG_FS_DIEPTSIZ0	1323
OTG_FS_DIEPTSIZx	1326
OTG_FS_DIEPTXF0	1291
OTG_FS_DIEPTXFx	1294
OTG_FS_DOEPCTL0	1317
OTG_FS_DOEPCTLx	1318
OTG_FS_DOEPINTx	1322
OTG_FS_DOEPMSK	1309
OTG_FS_DOEPSIZ0	1325
OTG_FS_DOEPSIZx	1327
OTG_FS_DSTS	1307

OTG_FS_DTXFSTSx	1327
OTG_FS_DVBUSDIS	1311
OTG_FS_DVBUSPULSE	1311
OTG_FS_GAHBCFG	1277
OTG_FS_GCCFG	1292
OTG_FS_GINTMSK	1286
OTG_FS_GINTSTS	1282
OTG_FS_GOTGCTL	1274
OTG_FS_GOTGINT	1275
OTG_FS_GRSTCTL	1280
OTG_FS_GRXFSIZ	1290
OTG_FS_GRXSTSP	1289
OTG_FS_GRXSTSR	1289
OTG_FS_GUSBCFG	1278
OTG_FS_HAINT	1297
OTG_FS_HAINTMSK	1298
OTG_FS_HCCHARx	1301
OTG_FS_HCFG	1295
OTG_FS_HCINTMSKx	1303
OTG_FS_HCINTx	1302
OTG_FS_HCTSIZx	1304
OTG_FS_HFIR	1295
OTG_FS_HFNUM	1296
OTG_FS_HNPTXFSIZ	1291
OTG_FS_HNPTXSTS	1291
OTG_FS_HPRT	1298
OTG_FS_HPTXFSIZ	1294
OTG_FS_HPTXSTS	1296
OTG_FS_PCGCCTL	1328
OTG_HS_CID	1432
OTG_HS_DAIN_T	1453
OTG_HS_DAIN_TMSK	1454
OTG_HS_DCFG	1446
OTG_HS_DCTL	1448
OTG_HS_DEACHINT	1457
OTG_HS_DEACHINTMSK	1458
OTG_HS_DIEPCTLx	1460
OTG_HS_DIEPDMAx	1474
OTG_HS_DIEPEACHMSK1	1458
OTG_HS_DIEPEMPMSK	1457
OTG_HS_DIEPINTx	1467
OTG_HS_DIEPMSK	1451
OTG_HS_DIEPTSIZ0	1470
OTG_HS_DIEPTSIZx	1472
OTG_HS_DIEPTXFx	1433
OTG_HS_DOEPCTL0	1463
OTG_HS_DOEPCTLx	1464
OTG_HS_DOEPDMAx	1474
OTG_HS_DOEPEACHMSK1	1459
OTG_HS_DOEPINTx	1469
OTG_HS_DOEPMSK	1452
OTG_HS_DOEPSIZ0	1471

OTG_HS_DOEPTSIZE	1473
OTG_HS_DSTS	1450
OTG_HS_DTHRCTL	1456
OTG_HS_DTXFSTSx	1473
OTG_HS_DVBUSDIS	1454
OTG_HS_DVBUSPULSE	1455
OTG_HS_GAHBCFG	1414
OTG_HS_GCCFG	1431
OTG_HS_GINTMSK	1425
OTG_HS_GINTSTS	1421
OTG_HS_GNPTXFSIZ	1430
OTG_HS_GNPTXSTS	1430
OTG_HS_GOTGCTL	1411
OTG_HS_GOTGINT	1412
OTG_HS_GRSTCTL	1418
OTG_HS_GRXFSIZ	1429
OTG_HS_GRXSTSP	1428
OTG_HS_GRXSTSR	1428
OTG_HS_GUSBCFG	1415
OTG_HS_HAINT	1437
OTG_HS_HAINTMSK	1437
OTG_HS_HCCHARx	1440
OTG_HS_HCDMAx	1446
OTG_HS_HCFG	1433
OTG_HS_HCINTMSKx	1444
OTG_HS_HCINTx	1443
OTG_HS_HCSPLTx	1442
OTG_HS_HCTSIZx	1445
OTG_HS_HFIR	1435
OTG_HS_HFNUM	1435
OTG_HS_HPRT	1438
OTG_HS_HPTXFSIZ	1432
OTG_HS_HPTXSTS	1436
OTG_HS_PCGCCTL	1475
OTG_HS_TX0FSIZ	1430

P

PWR_CR	142, 146
PWR_CSR	143, 149

R

RCC_AHB1ENR	182, 244
RCC_AHB1LPENR	191, 252
RCC_AHB1RSTR	172, 235
RCC_AHB2ENR	184, 246
RCC_AHB2LPENR	194, 254
RCC_AHB2RSTR	175, 238
RCC_AHB3ENR	185, 247
RCC_AHB3LPENR	195, 255
RCC_AHB3RSTR	176, 239
RCC_APB1ENR	185, 247

RCC_APB1LPENR	195, 256
RCC_APB1RSTR	176, 239
RCC_APB2ENR	189, 250
RCC_APB2LPENR	199, 259
RCC_APB2RSTR	180, 242
RCC_BDCR	201, 261
RCC_CFGR	167, 230
RCC_CIR	169, 232
RCC_CR	163, 226
RCC_CSR	202, 262
RCC_PLLCFGR	165, 205, 208, 228, 265
RCC_SSCGR	204, 264
RNG_CR	772
RNG_DR	773
RNG_SR	772
RTC_ALRMAR	828
RTC_ALRMBR	829
RTC_ALRMBSSR	838
RTC_BKxR	839
RTC_CALIBR	827
RTC_CALR	833
RTC_CR	821
RTC_DR	820
RTC_ISR	823
RTC_PRER	826
RTC_SHIFTR	831
RTC_SSR	830
RTC_TR	819
RTC_TSDR	832
RTC_TSSSR	833
RTC_TSTR	831
RTC_WPR	830
RTC_WUTR	826

S

SDIO_CLKCR	1064
SDIO_DCOUNT	1070
SDIO_DCTRL	1069
SDIO_DLEN	1068
SDIO_DTIMER	1067
SDIO_FIFO	1077
SDIO_FIFOCNT	1076
SDIO_ICR	1072
SDIO_MASK	1074
SDIO_POWER	1063
SDIO_RESPCMD	1066
SDIO_RESPx	1067
SDIO_STA	1071
SPI_CR1	919
SPI_CR2	921
SPI_CRCPR	924

SPI_DR	923
SPI_I2SCFGR	925
SPI_I2SPR	927
SPI_RXCR	924
SPI_SR	922
SPI_TXCR	925
SYS_CFG_EXTICR1	294, 300
SYS_CFG_EXTICR2	294, 301
SYS_CFG_EXTICR3	295, 301
SYS_CFG_EXTICR4	296, 302
SYS_CFG_MEMRMP	292, 297

T

TIM2_OR	649
TIM5_OR	650
TIMx_ARR	645, 685, 695, 709
TIMx_BDTR	586
TIMx_CCER	579, 643, 684, 694
TIMx_CCMR1	575, 639, 681, 691
TIMx_CCMR2	577, 642
TIMx_CCR1	584, 646, 686, 696
TIMx_CCR2	585, 646, 686
TIMx_CCR3	585, 647
TIMx_CCR4	586, 647
TIMx_CNT	583, 645, 685, 695, 708
TIMx_CR1	564, 630, 675, 689, 705
TIMx_CR2	565, 632, 707
TIMx_DCR	588, 648
TIMx_DIER	570, 635, 677, 690, 707
TIMx_DMAR	589, 649
TIMx_EGR	573, 638, 680, 691, 708
TIMx_PSC	583, 645, 685, 695, 709
TIMx_RCR	584
TIMx_SMCR	568, 633, 676
TIMx_SR	572, 636, 679, 690, 708

U

USART_BRR	1013
USART_CR1	1013
USART_CR2	1016
USART_CR3	1017
USART_DR	1013
USART_GTPR	1020
USART_SR	1010

W

WWDG_CFR	721
WWDG_CR	720
WWDG_SR	721

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

