

current_in[0..15]
current_in[0]~input
current_in[10]~input
current_in[11]~input
current_in[12]~input
current_in[13]~input
current_in[14]~input
current_in[15]~input
current_in[1]~input
current_in[2]~input
current_in[3]~input
current_in[4]~input
current_in[5]~input
current_in[6]~input
current_in[7]~input
current_in[8]~input
current_in[9]~input
IO_IBUF
enable
enable~input
clk
clk~input
reset
reset~input
mppt_clock_reset_unit:u_clock_reset
clk~input
reset~input
clk_core_reg
reset_sync[1]
voltage_in[0..15]
voltage_in[0]~input
voltage_in[10]~input
voltage_in[11]~input
voltage_in[12]~input
voltage_in[13]~input
voltage_in[14]~input
voltage_in[15]~input
voltage_in[1]~input
voltage_in[2]~input
voltage_in[3]~input
voltage_in[4]~input
voltage_in[5]~input
voltage_in[6]~input
voltage_in[7]~input
voltage_in[8]~input
voltage_in[9]~input
~GND
COMBOUT
LOGIC_CELL_COMB
hybrid_pso_fuzzy_mppt:u_hybrid_controller
current_in[0..15]~input
enable~input
mppt_clock_reset_unit:u_clock_reset:clk_core_reg
mppt_clock_reset_unit:u_clock_reset:reset_sync[1]
voltage_in[0..15]~input
~GND
duty_out[0..6]
store_valid
duty_out[0]~output
duty_out[1]~output
duty_out[2]~output
duty_out[3]~output
duty_out[4]~output
duty_out[5]~output
duty_out[6]~output
store_valid~output
duty_out[7]~output
1'h0
IO_OBUF
duty_out[0..7]
store_valid