

## Advantages that we can use

- The tool interface is very easy
- We can write c++ code and turn it into Verilog
- Through simulation wave forms can be obtained
- We can target zynq fpga directly
- Specify the type of memory easily (FIFIO ,ROM ,BRAM , RAM )
- Using directives we can easily pipeline the codes
- Gives estimations to frequency, clock cycles and resources utilization
- Compare different solutions at time
- Test the generated code against the c++ testbench
- Useful flags inside the Verilog that help understanding the operation

## Disadvantage

- The c++ have some limitations (no dynamic arrays -recursion system command)
- The generated code is not easily readable due using pragamas for targeted devices and the Fsm generated

## **Tested projects**

# A. Matrix multiplication

### CODE:

```
1 ₽#ifndef
               MATRIXMUL H
 2
     #define MATRIXMUL H
     #define matrix row1 3
 4
     #define matrix col1 3
 5
     #define matrix row2 3
    #define matrix col2 3
 6
7
8
9 proid matrixmul(
10
         int matrix1[matrix row1][matrix col1],
         int matrix2[matrix_row2][matrix_col2],
11
12
         int result[matrix row1][matrix col2]
13
    -)
   ₽{
14
15
16
17
         for( int i = 0 ; i < matrix rowl; i++)</pre>
18
19
             for (int j = 0 ; j < matrix_col2 ; j++)</pre>
20
21
                 result[i][j] = 0;
22
                 for(int k = 0 ; k < matrix_row2; k++)</pre>
23
24
                     result[i][j] += matrix1[i][k] * matrix2[k][j];
25
                 }
26
27
28
29
     }
30
```

# Synthesized code output report :

### Synthesis Report for 'matrixmul'

### **General Information**

Sat Jun 6 21:52:10 2020 Date:

2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019) matrixmul3 solution1 Version:

Project: Solution: Product family: zynq

Target device: xc7z020-clg484-1

### **Performance Estimates**

### **□** Timing

### **■ Summary**

| Clock  | Target   | Estimated | Uncertainty |
|--------|----------|-----------|-------------|
| ap_clk | 10.00 ns | 8.702 ns  | 1.25 ns     |

#### □ Latency

#### ■ Summary

| Latency (cycles) Latency (absolute) |     |          |          | Interval | (cycles) |      |
|-------------------------------------|-----|----------|----------|----------|----------|------|
| min                                 | max | min      | min max  |          | max      | Туре |
| 79                                  | 79  | 0.790 us | 0.790 us | 79       | 79       | none |

#### ■ Detail

**■ Instance** 

**⊞** Loop

## **Utilization Estimates**

### ■ Summary

| Name            | BRAM_18K | DSP48E | FF     | LUT   | URAM |
|-----------------|----------|--------|--------|-------|------|
| DSP             | -        | 1      | -      | -     | -    |
| Expression      | -        | -      | 0      | 115   | -    |
| FIFO            | -        | -      | -      | -     | -    |
| Instance        | -        | -      | -      | -     | -    |
| Memory          | -        | -      | -      | -     | -    |
| Multiplexer     | -        | -      | -      | 69    | -    |
| Register        | -        | -      | 44     | -     | -    |
| Total           | 0        | 1      | 44     | 184   | 0    |
| Available       | 280      | 220    | 106400 | 53200 | 0    |
| Utilization (%) | 0        | ~0     | ~0     | ~0    | 0    |


m Datail

### Interface


### ■ Summary

| RTL Ports    | Dir | Bits | Protocol   | Source Object | С Туре       |
|--------------|-----|------|------------|---------------|--------------|
| ap_clk       | in  | 1    | ap_ctrl_hs | matrixmul     | return value |
| ap_rst       | in  | 1    | ap_ctrl_hs | matrixmul     | return value |
| ap_start     | in  | 1    | ap_ctrl_hs | matrixmul     | return value |
| ap_done      | out | 1    | ap_ctrl_hs | matrixmul     | return value |
| ap_idle      | out | 1    | ap_ctrl_hs | matrixmul     | return value |
| ap_ready     | out | 1    | ap_ctrl_hs | matrixmul     | return value |
| a_address0   | out | 4    | ap_memory  | a             | array        |
| a_ce0        | out | 1    | ap_memory  | a             | array        |
| a_q0         | in  | 8    | ap_memory  | a             | array        |
| b_address0   | out | 4    | ap_memory  | b             | array        |
| b_ce0        | out | 1    | ap_memory  | b             | array        |
| b_q0         | in  | 8    | ap_memory  | b             | array        |
| res_address0 | out | 4    | ap_memory  | res           | array        |
| res_ce0      | out | 1    | ap_memory  | res           | array        |
| res_we0      | out | 1    | ap_memory  | res           | array        |
| res_d0       | out | 16   | ap_memory  | res           | array        |

## Simulation screenshot



The memory in the aqua is output array that has the res\_d0 saved in it .It shows clearly that it is the expected output. By tracing the wave form of inputs and the result the timing of every thing goes as expected .the testbench of matrices are





## Notes:

-pipelining was used to reduce latency and clock cycles but increased resources

On many levels the inner for loop and the outer one

## **B.CONVOLUTION**

### CODE:

```
1 #define image_size 5 //final size = 5*5=25
 2 #define kernel size 3
 3 #define conv_op_size image_size-kernel_size+1
 4 void convo ( int input_image[image_size][image_size],
                int kernel[kernel_size][kernel_size],
 6
                int conv op[conv op size][conv op size]);
 7
 8 void convo ( int input_image[image_size][image_size],
 9
                int kernel[kernel size][kernel size],
10
                int conv_op[conv_op_size][conv_op_size]){
11
12
13
         for (int i=0; i< conv op size; i++){</pre>
14
             for (int j=0; j< conv_op_size; j++){</pre>
15
                 int irow= i;
                 int icol= j;
16
17
                 int sum=0;
18
                 int mul;
19
                          for (int krow=0; krow<kernel_size ; krow++){</pre>
20
                              for (int kcol=0; kcol<kernel_size ;kcol++){</pre>
21
22
                                  mul= kernel[krow][kcol]*input_image[irow][icol];
23
                                  sum += mul;
24
                                  if(icol == (j+kernel_size-1)){
25
                                      irow++;
26
                                      icol=j;
27
                                  }
28
                                  else{
29
                                      icol++;
30
                                  }
31
                              }
32
33
                    conv_op[i][j]= sum;
34
             }
35
         }
36 }
37
```

# Synthesized code output report :

# **Performance Estimates**

## **□ Timing**

# **■ Summary**

| Clock  | Target   | Estimated | Uncertainty |
|--------|----------|-----------|-------------|
| ap_clk | 10.00 ns | 8.035 ns  | 1.25 ns     |

## **□ Latency**

## **■ Summary**

| Latency | Latency (cycles) Latency (absolute) |          |          |     | Interval (cycles) |      |  |
|---------|-------------------------------------|----------|----------|-----|-------------------|------|--|
| min     | max                                 | min      | min max  |     | min max           |      |  |
| 322     | 322                                 | 3.220 us | 3.220 us | 322 | 322               | none |  |

### □ Detail

## **Utilization Estimates**


## **■ Summary**

| Name            | BRAM_18K | DSP48E | FF     | LUT    | URAM |
|-----------------|----------|--------|--------|--------|------|
| DSP             | -        | -      | -      | -      | -    |
| Expression      | -        | 3      | 0      | 379    | -    |
| FIFO            | -        | -      | -      | -      | -    |
| Instance        | -        | -      | -      | -      | -    |
| Memory          | -        | -      | -      | -      | -    |
| Multiplexer     | -        | -      | -      | 131    | -    |
| Register        | -        | -      | 328    | -      | -    |
| Total           | 0        | 3      | 328    | 510    | 0    |
| Available       | 2060     | 2800   | 607200 | 303600 | 0    |
| Utilization (%) | 0        | ~0     | ~0     | ~0     | 0    |

### ■ Summary

| RTL Ports            | Dir | Bits | Protocol   | Source Object | C Type       |
|----------------------|-----|------|------------|---------------|--------------|
| ap_clk               | in  | 1    | ap_ctrl_hs | convo         | return value |
| ap_rst               | in  | 1    | ap_ctrl_hs | convo         | return value |
| ap_start             | in  | 1    | ap_ctrl_hs | convo         | return value |
| ap_done              | out | 1    | ap_ctrl_hs | convo         | return value |
| ap_idle              | out | 1    | ap_ctrl_hs | convo         | return value |
| ap_ready             | out | 1    | ap_ctrl_hs | convo         | return value |
| input_image_address0 | out | 5    | ap_memory  | input_image   | array        |
| input_image_ce0      | out | 1    | ap_memory  | input_image   | array        |
| input_image_q0       | in  | 32   | ap_memory  | input_image   | array        |
| kernel_address0      | out | 4    | ap_memory  | kernel        | array        |
| kernel_ce0           | out | 1    | ap_memory  | kernel        | array        |
| kernel_q0            | in  | 32   | ap_memory  | kernel        | array        |
| conv_op_address0     | out | 4    | ap_memory  | conv_op       | array        |
| conv_op_ce0          | out | 1    | ap_memory  | conv_op       | array        |
| conv_op_we0          | out | 1    | ap_memory  | conv_op       | array        |
| conv_op_d0           | out | 32   | ap_memory  | conv_op       | array        |

## Simulation screenshot



The simulation shows that convolution process is carried out as intend in the c++ code and below output is output of c++ testbench and the output exactly the same. Noting that the we0 (write signal in the output memory (array)is high only when the correct result signals has arrived can be specified by the clock period during project )

# C. Padding

### Code

```
#define matrix_dim_input 3
#define number_ofpadding 1
#define HW_COSIM
|
void matrixpadding(
    int matrix_input[matrix_dim_input][matrix_dim_input],
    int matrix_paded[matrix_dim_input+number_ofpadding*2][matrix_dim_input+number_ofpadding*2]
}
{
    for( int i = number_ofpadding,m=0 ; i < (matrix_dim_input+number_ofpadding*2)-number_ofpadding; i++,m++)
    {
        for (int j = number_ofpadding,n=0; j <(matrix_dim_input+number_ofpadding*2)-number_ofpadding ; j++,n++)
        {
            matrix_paded[i][j] = matrix_input[m][n];
        }
    }
}</pre>
```

# Synthesized code output report:

### **Performance Estimates**

### □ Timing

### ■ Summary

| Clock  | Clock Target |          | Uncertainty |
|--------|--------------|----------|-------------|
| ap_clk | 10.00 ns     | 4.644 ns | 1.25 ns     |

### □ Latency

### ■ Summary

| Latency (cycles) La |     |     | Latency ( | absolute) | Interval | (cycles) |      |
|---------------------|-----|-----|-----------|-----------|----------|----------|------|
|                     | min | max | min       | min max   |          | max      | Туре |
|                     | 25  | 25  | 0.250 us  | 0.250 us  | 25       | 25       | none |

### Detail

- Instance
- **±** Loop

## **■ Summary**

| Name            | BRAM_18K | DSP48E | FF     | LUT   | URAM |
|-----------------|----------|--------|--------|-------|------|
| DSP             | -        | -      | -      | -     | -    |
| Expression      | -        | -      | 0      | 121   | -    |
| FIFO            | -        | -      | -      | -     | -    |
| Instance        | -        | -      | -      | -     | -    |
| Memory          | -        | -      | -      | -     | -    |
| Multiplexer     | -        | -      | -      | 63    | -    |
| Register        | -        | -      | 38     | -     | -    |
| Total           | 0        | 0      | 38     | 184   | 0    |
| Available       | 280      | 220    | 106400 | 53200 | 0    |
| Utilization (%) | 0        | 0      | ~0     | ~0    | 0    |


## Interface

\_ ~ . .

## **■ Summary**

| RTL Ports             | Dir | Bits | Protocol   | Source Object | C Type       |
|-----------------------|-----|------|------------|---------------|--------------|
| ap_clk                | in  | 1    | ap_ctrl_hs | matrixpadding | return value |
| ap_rst                | in  | 1    | ap_ctrl_hs | matrixpadding | return value |
| ap_start              | in  | 1    | ap_ctrl_hs | matrixpadding | return value |
| ap_done               | out | 1    | ap_ctrl_hs | matrixpadding | return value |
| ap_idle               | out | 1    | ap_ctrl_hs | matrixpadding | return value |
| ap_ready              | out | 1    | ap_ctrl_hs | matrixpadding | return value |
| matrix_input_address0 | out | 4    | ap_memory  | matrix_input  | array        |
| matrix_input_ce0      | out | 1    | ap_memory  | matrix_input  | array        |
| matrix_input_q0       | in  | 32   | ap_memory  | matrix_input  | array        |
| matrix_paded_address0 | out | 5    | ap_memory  | matrix_paded  | array        |
| matrix_paded_ce0      | out | 1    | ap_memory  | matrix_paded  | array        |
| matrix_paded_we0      | out | 1    | ap_memory  | matrix_paded  | array        |
| matrix_paded_d0       | out | 32   | ap_memory  | matrix_paded  | array        |

## **Simulation screenshot**



Equal to c++ simulation output

00000 01230 04560 07890 00000INFO: