

*Yasmeen
Osama*

Tutorial 7

CSE313

Functions

```
function mem_mode return_type function_name (direction_of_arg arg_data_type arg_name,...);  
begin  
    //code  
  
    function_name= returned_value;  
    or  
    return returned_value;  
  
end  
endfunction
```

~~arg~~

mem_mode: static or automatic (default static)
return_type: type+length, can't be wire, can be void, default is logic
function_name: same variable naming rules
direction_of_arg : input, output, inout
arg_data_type:type+length, can't be wire, default is logic
arg_name: same variable naming rules

example:


```
function static int sum (input int x,input int y);  
begin  
    automatic int result  
    result = x+y;  
  
    sum = result;  
  
end  
endfunction
```

function at return value;


- ① end the execution of function
- ② return the required value
- ③ automatic : delete the

Space of function in the memory


Static : does not delete the function space in the memory



if x and y are inputs



- ① $x = L = 5$
 $y = M = 7$
 $\text{temp} = x + y = 12$
- ② return the temp value in result
 $\Rightarrow \text{result} = \text{temp} = 12$



- ① $x = 0$
 $y = 0$
 $\text{temp} = 0$ } default value

- ② $x = 8$
 $y = 9$
 $\text{temp} = 0$ still default

- ③ return x in L

$$\therefore L = x = 8$$

and y in M

$$\therefore M = y = 9$$

Ex 3 int sum (inout int x, inout int y)

{ int temp;

 x++;

 y++;

 return; }

(1) x = L = 5

y = M = 7

+temp = 0

(2) x = 6



y = 8

temp = 0

(3) return x in L and y in M

L = x = 6

M = y = 8



Ex 4 int sum (ref int x, ref int y)

{ int temp;

 x++;

 y++;

 return; }



→ The changes will be in L and M directly

→ x and y are Pointers of L and M

→ calling by ref. take time less than calling by value.

```
function static incr (int x);
```

```
    int K;
```

```
    K++;
```


```
end function
```

```
initial begin
```

```
incr(5); → K=1
```

```
incr(6); → K=2
```

```
incr(7); → K=3
```



مقدمة إلى البرمجة المترافق (local variables) $K \rightarrow x \rightarrow$,

2 خطوة $K++$, 0 مثلك K و x هي متغيرات lokal

3 خطوة $K++$, $K=2$ في x متغير lokal

```
function static incr (int x);
```

```
    int K=7;
```

```
    K++;
```

```
end function
```

```
initial begin
```


```
incr(5); → K=8
```

```
incr(6); → K=8
```

```
incr(7); → K=8
```

$K=7$ assign J_1 , أو call J_2 متغير (local variables) $K \rightarrow x \rightarrow$,

$K++$ خطوة متغير lokal



Passing by reference and default values

```
function void print (const ref int x[10]);  
begin  
    foreach (x[i]) display(x[i]);  
  
end  
endfunction
```

اجب لغيره من المكان
س_ Point x _J,NI

Compilation error

لو عجز في

default
values

```
function static int sum (input int x=5,input int y=8);  
begin  
    automatic int result  
    result = x+y;  
  
    sum = result;
```

sum, result
memory J, no enaij NI
return J &

end
endfunction

```
initial begin  
    10+3 ← sum(10,3)//13  
    5+3 ← sum(,3)//8  
    10+8 ← sum(10,)//18  
    7+10 ← sum(.y(10),.x(7)); //17  
end
```

assign the variable to
the function name

function name = returned value

Tasks

task int sum (); X

no return data type



- Have no return (but can use return keyword)
- Can use time consuming statements (*, @ , wait)
- Can functions call tasks? No
 - function can call another function, but cannot call task
 - Task can call function or another task
- Can we have recursion ?

- ① end the execution of function
- ② delete the space of task in the memory
- ③ does not return anything

Sheet

1. What are void functions? → The function that does not return any value.
2. Explain about pass by ref and pass by value? → A function is not allowed to modify the value of the argument
3. What is the concept of a "ref" and "const ref" argument in System Verilog
function or task?
allowing the function to modify the value of the argument
4. Is it possible for a function to return an array? No, cannot directly return an array, but can define array type then can
5. How to make sure that a function argument passed as ref is not changed by the function? Use "Const ref"

Pass by ref :
1 - Passing the memory address of the actual Parameter to the function
2 - Changes made to the Parameter inside the function directly affect the original value

Pass by value :
1 - making a copy of the actual Parameter's value and passing it to the function
2 - Changes made to the Parameter inside the function do not affect the original value

```

module DUT ( input x, ①
              output y );
endmodule

```

```


module ENV ( output x, ②
              input y );
endmodule

```

```

module ZOP ();
    wire x_top; ③
    wire y_top;
    DUT my-DUT ( .x(x_top), .y(y_top) );
    ENV my-ENV ( .x(x_top), .y(y_top) );
endmodule

```




مشكلة لحقيقة دى فاربط
بنفس زن لوقرات اغير حاجة
لازم اغيرها 3 مرات
مثلاً لو جبته اغير اـ x
لازم اغيرها من كل
module وده صعب بسبب زن عدد
signals كلين والتغيرات كلين
interface نحل ←

interfaces

CLR & SWI, CLR & INIT, Connection, Initialization

interface Dut-Env
Wire x;
Wire y;
end interface



```

module Dat ( Dat-Env Dut-Env-D );
  Dut-Env-D.x;
  Dut-Env-D.y => یک جو وظیفه
end module

module ENV ( Dat-Env Dut-Env-E );
  Dut-Env-E.x;
end module


module ZOP();
  Dut-Env Dut-Env-to-P;
  Dut my-Dut ( Dat-Env ZOP );
  ENV my-ENV ( Dut-Env-to-P );
end module

```

interface int use register
 Variable J, f, l, m, n
 interface-name . variable-name
 interface variable use on
 use variable using

Modports

DUT
میزبان، که دو جهت پرورش دارد



```

1 interface count_ifc (input bit CLK);
2   logic [3:0] Q,P;
3   Logic Load, Enable, MR;
4   modport driver (output P,Load, Enable, MR, input Q);
5   modport dut (input P,Load, Enable, MR, output Q);
6 endinterface
  
```

Interface

```

2 module decade_counter (count_ifc y);
3   always @(y.MR) begin
4     if (y.MR)
5       y.Q <= 4'b0000;
6   end
7
8   always @ (posedge y.CLK) begin
9     if (!y.MR)
10       if (y.Load)
11         y.Q <= y.P;
12     else if(y.Enable)
13       y.Q <= (y.Q+1) % 10;
14   end
15 endmodule
  
```

Design

```

6 module test(count_ifc x);
7   initial begin
8     x.P <= 4'b0111;
9     x.MR <= 1'b0;
10    x.Enable <= 1'b1;
11    x.Load <= 1'b0;
12    #3 x.MR <= 1'b1;
13    #6 x.MR <= 1'b0;
14    #43 x.Enable <= 1'b0;
15    #15 x.Enable <= 1'b1;
16    #16 x.Load <= 1'b1;
17    #9 x.Load <= 1'b0;
18  end
19 endmodule
  
```

Testbench

```

18 module top;
19   bit clk;
20   always #5 clk <= ~clk;
21   count_ifc ifc(clk);
22   decade_counter u1(ifc.dut);
23   test u2(ifc.driver);
24
25   initial begin
26     $dumpfile("counter.vcd");
27     $dumpvars;
28     #200 $finish;
29   end
30 endmodule
  
```


Top module

ENV

Environment, doing no directions ↗

Clocking blocks Synthesizer → ↘

```
clocking cb @(posedge clk);
  default input #10ns output #2ns;
  output read,enable,addr;
  input negedge data;
endclocking
```



Clocking blocks

```
1 interface intf (input clk);
2   logic read, enable;
3   logic [7:0] addr,data;
4
5   // clocking block for testbench
6   clocking cb @ (posedge clk);
7     default input #10ns output #2ns;
8     output read,enable,addr;
9     input data;
10    endclocking
11
12  modport dut (input read,enable,addr,output data);
13  // Synchronous testbench modport
14  modport tb (clocking cb);
15 endinterface :intf
```


```
1 module memory(intf abc);
2   logic [7:0] mem [256];
3   initial begin
4     foreach (mem[i])
5       mem[i] = i >> 1;
6   end
7   always @(abc.enable,abc.read) begin
8     if (abc.enable == 1 && abc.read == 1)
9       abc.data = mem[abc.addr];
10    end
11 endmodule
```

Clocking blocks

```
15 module testbench(intf xyz);
16 logic[7:0] cbdata;
17 initial begin
18 xyz.cb.read <= 1; // driving a synchronous signal
19 xyz.cb.enable <= 1; // driving a synchronous signal
20 xyz.cb.addr <= 70; // driving a synchronous signal
#30 xyz.cb.addr <= 150;
#25 xyz.data <= 67; // disturbing the DUT data
#40 xyz.cb.addr <= 5;
end
always @(xyz.cb)
cbdata = xyz.cb.data;// get the sampled data
endmodule
```

```
// clocking block for testbench
clocking cb @(posedge clk);
default input #10ns output #2ns;
output read,enable,addr;
input data;
endclocking
```

```
26 module top;
27 bit clk = 0;
28 always #20 clk = ~clk;
29
30 intf i1(clk);
31 memory m1(i1.dut);
32 testbench t1(i1.tb);
33
34 initial begin
35 $dumpfile("uvm.vcd");
36 $dumpvars;
#200 $finish;
38 end
39 endmodule
```



Clocking blocks

```
clocking ck1 @ (posedge clk);
    default input #5ns output #2ns;

    input data, valid, ready;
    output x, y;

    output negedge grant;
    input #1step addr;
endclocking
```