



CSE 313s

Selected Topics in Computer Engineering

Sheet 8

1. Which of the following is not supported inside a System Verilog interface?
 - a. Functions
 - b. Tasks
 - c. Modules
 - d. always blocks
2. What is the difference between program block and module?
3. Why always block is not allowed in program block?
4. What are the ways to avoid race condition between testbench and RTL using System Verilog?
5. Which of the following are true?
 - a. Program can contain always blocks
 - b. Module can contain Class
 - c. Interface can contain module instance
 - d. Program can contain Class
6. What is the difference between \$display, \$write, \$monitor, and \$strobe in SystemVerilog?
7. What is *final* block, and how it differs from an *initial* block?

2) execution done in Reactive region for all elements declared within the program. Together with clocking blocks, the program construct provides for race-free interaction between the design and the testbench

3) because always block will be working non-stop, while we need to initialize and finalize the testbench, we usually use initial then forever then final instead of always

4) using programs/clocking blocks

6) • \$display: Print the values immediately when executed.
• \$strobe: Print the values at the end of the current timestep.
• \$monitor: Print the values at the end of the current timestep if any values change.
• \$write: This is the same as \$display but doesn't terminate with a newline (/n)

7) final block is called at the end of simulation while initial block is called at the beginning