

1/Asmeen
Osama

Tutorial 7

CSE313

Functions

```
function mem_mode return_type function_name (direction_of_arg arg_data_type arg_name,...);  
begin  
    //code  
  
    function_name= returned_value;  
    or  
    return returned_value;  
  
end  
endfunction
```

arg

mem_mode: static or automatic (default static)
return_type: type+length, can't be wire, can be void, default is logic
function_name: same variable naming rules
direction_of_arg : input, output, inout
arg_data_type: type+length, can't be wire, default is logic
arg_name: same variable naming rules

```
example:  
function static int sum (input int x,input int y);  
begin  
    automatic int result  
    result = x+y;  
  
    sum = result;  
  
end  
endfunction
```

function at return value ;

① end the execution of function

② return the required value

③ automatic : delete the

space of function in
the memory

Static : does not delete
the function space in
the memory

Ex 1

```
int Sum (int x, int y)
```

```
{ int temp;
```

```
temp = x + y;
```

```
return temp;
```

```
}
```

① end the execution of function
② return the required value

③ delete the space of function in the memory

```
void main ()
```


```
{ int L, M, result;
```

```
L = 5;
```


```
M = 7;
```

```
result = Sum (L, M);
```

```
}
```



if x and y are inputs



① $x = L = 5$

$y = M = 7$

$temp = x + y = 12$

② return the temp value in result

∴ result = temp = 12

Ex 2


```
int Sum (output int x, output int y)
```

```
{ int temp;
```

```
x = 8;
```

```
y = 9;
```

```
return; }
```



① $x = 0$
 $y = 0$
 $temp = 0$ } default value

② $x = 8$
 $y = 9$
 $temp = 0$ still default

③ return x in L
∴ $L = x = 8$
and y in M
∴ $M = y = 9$

Ex 3 int sum (inout int x, inout int y)



```
{ int temp;  
  x++;  
  y++;  
  return; }
```

① x = L = 5
y = M = 7
temp = 0

② x = 6
y = 8
temp = 0


③ return x in L and y in M

L = x = 6
M = y = 8



Ex 4 int sum (ref int x, ref int y)

```
{ int temp;  
  x++;  
  y++;  
  return; }
```



→ The changes will be in L and M directly

→ x and y are Pointers of L and M

→ calling by ref. take time less than calling by value.

function static incr (int x);

int k;

k++;


end function

initial begin

incr (5); → k=1

incr (6); → k=2

incr (7); → k=3



1, x و k (local variables) هينغوا في اول Call بس بالتي في ثاني مرة
int x, int k, مش هينغوا و k هينغوا 1 مش 0 و k++ هينغوا 2
ثالث مرة نفس الكمية k=2 و k++ هينغوا 3

function static incr (int x);

int k=7;

k++;


end function

initial begin

incr (5); → k= 8

incr (6); → k= 8

incr (7); → k= 8



1, x و k (local variables) هينغوا في اول Call بس بالتي في ثاني مرة
k=7 assign
هينغوا و k++

Passing by reference and default values

```
function void print (const ref int x[10]);  
begin  
    foreach (x[i]) display(x[i]);  
  
end  
endfunction
```

عنا ايجب التغير في الذاكرة
الى x Point لي

Compilation error ولو غيرت في الذاكرة

```
function static int sum (input int x=5, input int y=8);  
begin  
    automatic int result  
    result = x+y;  
  
    sum = result;  
  
end  
endfunction
```

default values

result, الذاكرة
memory الى الذاكرة
return الى

assign the variable to the function name


function name = returned value

```
initial begin  
10+3 ← sum(10,3)//13  
5+3 ← sum(,3)//8  
10+8 ← sum(10,)//18  
7+10 ← sum(.y(10),.x(7)); //17  
end
```

Tasks

task int sum (); X

no return data type



- Have no return (but can use return keyword)
- Can use time consuming statements (~~*~~ , @ , wait)
- Can functions call tasks? No
- Can we have recursion ?

→ function can call another function, but cannot call task
→ Task can call function or another task

- ① end the execution of function
- ② delete the space of task in the memory
- ③ does not return anything

Sheet

1. What are void functions?

The function that does not return any value.

2. Explain about pass by ref and pass by value?

A function is not allowed to modify the value of the argument

3. What is the concept of a "ref" and "const ref" argument in System Verilog function or task?

allowing the function to modify the value of the argument

4. Is it possible for a function to return an array?

No, cannot directly return an array, but can define array type then can return this type

5. How to make sure that a function argument passed as ref is not changed by the function? Use "const ref"

ex
typedef int x[5] arr-5;
function arr-5 sum();

2. Pass by ref : 1 - Passing the memory address of the actual Parameter to the function
2 - Changes made to the Parameter inside the function directly affect the original value

Pass by value : 1 - making a copy of the actual Parameter's value and Passing it to the function
2 - Changes made to the Parameter inside the function do not affect the original value


```

module Dat (inPat x, ①
            outPat y);
    //
end module

```

```


module ENV (outPat x, ②
            inPat y);
    //
end module

```

```

module TOP ();
    wire x_top; ③
    wire y_top;
    Dat my_Dat (x(x_top), y(y_top));
    ENV my_ENV (x(x_top), y(y_top));
end module

```




مشکلة، الطريقة دي خراب
 بينهم ان لو قرارات اغير حاجة
 لازم اغيرها ٣ مرات
 مثلاً لو حيت اغير ا
 لازم اغيرها في كل module
 وده صعب بسبب انه عدد
 signals كبير والتغيرات كثير
 الحل ← نعمل interface

interfaces

هدفه ياخذ Connection، المتابعة ٣ مرات و ننهي ٢ مرات

```
interface Dut-Env  
  wire x;  
  wire y;  
end interface
```



```

module Dat ( Dat-Env Dat-Env-D );
  Dat-Env-D.x
  Dat-Env-D.y =>
end module

```

معمولاً در این صورت

```

module Env ( Dat-Env Dat-Env-E );
  Dat-Env-E.x
end module

```

```

module Top ( )

```

```

  Dat-Env Dat-Env_top;

```

```

  Dat my-Dat ( Dat-Env_top );
  Env my-Env ( Dat-Env_top );

```

```

end module

```

interface نامی که
Variable نامی که


interface-name . Variable-name

که در حالت این interface
و این Variable

Modports

DUT

بجود directions هم وجه نظر الـ DUT



```

1 interface count_ifc (input bit CLK);
2   logic [3:0] Q,P;
3   logic Load, Enable, MR;
4   modport driver (output P,Load, Enable, MR, input Q);
5   modport dut (input P,Load, Enable, MR, output Q);
6 endinterface
  
```

Interface

```

6 module test(count_ifc x);
7   initial begin
8     x.P <= 4'b0111;
9     x.MR <= 1'b0;
10    x.Enable <= 1'b1;
11    x.Load <= 1'b0;
12    #3 x.MR <= 1'b1;
13    #6 x.MR <= 1'b0;
14    #43 x.Enable <= 1'b0;
15    #15 x.Enable <= 1'b1;
16    #16 x.Load <= 1'b1;
17    #9 x.Load <= 1'b0;
18  end
19 endmodule
  
```

Testbench

```

2 module decade_counter (count_ifc y);
3   always @(y.MR) begin
4     if (y.MR)
5       y.Q <= 4'b0000;
6   end
7
8   always @(posedge y.CLK) begin
9     if (!y.MR)
10      if (y.Load)
11        y.Q <= y.P;
12      else if (y.Enable)
13        y.Q <= (y.Q+1) % 10;
14   end
15 endmodule
  
```

Design

```

18 module top;
19   bit clk;
20   always #5 clk <= ~clk;
21   count_ifc ifc(clk);
22   decade_counter u1(ifc.dut);
23   test u2(ifc.driver);
24
25   initial begin
26     $dumpfile("counter.vcd");
27     $dumpvars;
28     #200 $finish;
29   end
30 endmodule
  
```


Top module

ENV
Environment
جہد directions سے وجہ نظر،

Clocking blocks

بدل ل Synthesizer

```
clocking cb @(posedge clk);  
default input #10ns output #2ns;  
  
output read, enable, addr;  
input negedge data;  
endclocking
```



Clocking blocks

```
1 interface intf (input clk);
2   logic read, enable;
3   logic [7:0] addr,data;
4
5   // clocking block for testbench
6   clocking cb @(posedge clk);
7   default input #10ns output #2ns;
8   output read,enable,addr;
9   input data;
10  endclocking
11
12  modport dut (input read,enable,addr,output data);
13  // Synchronous testbench modport
14  modport tb (clocking cb);
15 endinterface :intf
```


```
1 module memory(intf abc);
2   logic [7:0] mem [256];
3   initial begin
4     foreach (mem[i])
5       mem[i] = i >> 1;
6   end
7   always @(abc.enable,abc.read) begin
8     if (abc.enable == 1 && abc.read == 1)
9       abc.data = mem[abc.addr];
10  end
11 endmodule
```

Clocking blocks

```
15 module testbench(intf xyz);
16     logic[7:0] cbdata;
17     initial begin
18         xyz.cb.read <= 1; // driving a synchronous signal
19         xyz.cb.enable <= 1; // driving a synchronous signal
20         xyz.cb.addr <= 70; // driving a synchronous signal
21         #30 xyz.cb.addr <= 150;
22         #25 xyz.data <= 67; // disturbing the DUT data
23         #40 xyz.cb.addr <= 5;
24     end
25     always @(xyz.cb)
26         cbdata = xyz.cb.data; // get the sampled data
27 endmodule
```

```
// clocking block for testbench
clocking cb @(posedge clk);
default input #10ns output #2ns;
output read, enable, addr;
input data;
endclocking
```

```
26 module top;
27     bit clk = 0;
28     always #20 clk = ~clk;
29
30     intf i1(clk);
31     memory m1(i1.dut);
32     testbench t1(i1.tb);
33
34     initial begin
35         $dumpfile("uvm.vcd");
36         $dumpvars;
37         #200 $finish;
38     end
39 endmodule
```



Clocking blocks

```
clocking ck1 @ (posedge clk);  
    default input #5ns output #2ns;  
  
    input data, valid, ready;  
    output x, y;  
  
    output negedge grant;  
    input #1step addr;  
endclocking
```