


Yasmin  
Osama

## Lec 1 : Introduction

**Verification :** is the process used to demonstrate that the intent of design is preserved in its implementation. (70% of design effort goes behind verification)

- 1 - It helps ensuring that design meets specifications and makes sure that SOC has less bugs.
- 2 - Verification is always on the critical path for any Product design
- 3 - Verification is not a test bench.



re-spinning the bugs was discovered after sending the design for manufacturing

**System Verilog :** is the most commonly used hardware description language for verification in industry

why do companies pay less attention to verification?

- 1 - To save money
- 2 - To save time
- 3 - To hide the inefficiencies

0.10	0.5
0.01	0.25
0.001	0.125
0.0001101	(8 bits)      0.09765625 ≠ 0.1
0.000110011001	(16 bits)    0.0999984423 ≠ 0.1
0.00011001 ---	(24 bits)    0.09999999643 ≠ 0.1

We can never reach 0.1  $\Rightarrow$  after 100 hour work (error = 0.1287 sec)

## Main Sources of Bugs :-

### [1] Design Errors :

- 1 - This mainly comes due to misinterpretation of the specification
- 2 - wrong component
- 3 - Incorrect wiring

### [2] Fabrication Defects:

- 1 - Due to problems in the fabrication process

Ex: • Contaminating particle : dust particle falling on the chip destroying thousands of transistors

- Break in a meta line

2 - Stuck at faults : stuck at zero or one  or 

3 - Bridging faults : metal between two meta lines  (shorts between signal lines)

### [3] Physical failures :

Due to aging through the chip life cycle

Defects : Occur during manufacturing detected by tests performed after the end of manufacturing.

Failures : Occur during service, after the chip has been sold and used

## Type of verification :-

### [1] Functional verification : 1 - simulation 2 - formal

### [2] Performance verification : make sure that the design will meet its targeted bandwidth and latency levels.

Bandwidth : the number of bits you can send per second

Latency : the amount of time needed for the data to travel from one point to another

PDL : Performance Description Language provides a compact notation for the specification of non-functional attributes of VLSI system

[3] Power Aware verification ; verify the operation of a design under active power management (required to ensure energy efficiency)

## 4) Clocking & CDC verification : Dealing with multiple clock domains in a single SoC

CDC : Clock Domain Crossing

Types of Problems

1 - Data loss in fast to slow clock domain

2 - Improper data enabling : the data is enable while it's still changing

توفيق بيانات غير ملائمة لدخول وخروج البيانات

3 - Convergence of synched signals : make glitches

4 - Reset synchronization : when a transmitting flip flop in a clock domain is reset and the receiving flip flop in a different clock domain has no reset , this results in glitches and loss of functional Correlation.

The approaches for CDC verification

1- flat SoC verification :

- we run verification on the whole design as one entity .
- need the whole design is available and well integrated .
- Find any critical bug very late in the design cycle .
- Difficult to scale it because of huge number of violations and huge run time .

2- Black Boxing :

- verify inputs and outputs only without block analysis .
- save runtime      • can be done selectively for bulky blocks

3 - Gray Boxing : check only interblock violations and not those that are totally within a block

## 5) DFT / DFM verification : ensure that inserted cells are correctly implemented .

DFT : Design for Testing (group of flip flops that act as shift registers )

Its importance  
1 - can save time and cost by detecting and fixing DFT errors early  
2 - can improve the test quality and reliability of the chip

DFM : Design for Manufacturing

## 6] Hardware - Accelerated Simulation


- used at the higher levels of verification like → a system verification  
→ a full chip verification
- we try to move the time consuming part of the design to the hardware by taking those time consuming modules, and synthesize and compile them into real hardware FPGAs, so they can run on a real hardware much faster.

Challenges : 1- Generally improves speed but degrades on Hw-SW communication (testbench)  
2- Abstracting Hw-SW communication at transaction level rather than cycle level desired for better speeds

## 7] Hw/SW Coverification

Verifying embedded systems

It means running the software on the hardware to make sure there are no hardware bugs before the design is committed to fabrication.



للهِمَّ إِنِّي أَسْتَوْدِعُكَ مَا قرأتَ وَمَا حفظتَ وَمَا تعلمتَ، فَرِدَه لِي عِنْدَ حاجتي إِلَيْهِ إِنَّكَ عَلَى كُلِّ شَيْءٍ قَدِيرٌ، وَحَسْبُنَا اللَّهُ وَنَعْمَ الوَكِيلُ.

- رب اخلنى مدخل صدق وأخرجنى مخرج صدق واجعل لى من لدنك سلطاناً نصراً.

- رب اشرح لى صدري، ويسر لى أمري، واحلل عقدة من لسانى يفقه قوله، باسم الله الفتاح، اللهم لا سهل الا ما جعلته سهلاً، فإنك إن شئت تجعل الصعب سهلاً يا أرحم الراحمين.