

- 
- Diagram illustrating the sequence of reads and writes on a 3-track tape (X, Y, Z) for the sequence 0, 1, 2, 3, 4, 5, 6, 7.
- Initial state (Tape): 0, 1, 2, 3, 4, 5, 6, 7
- Sequence of operations:
- Read X: 5 (at position 0)
  - Write Y: 6 (at position 0)
  - Write Z: 7 (at position 0)
  - Read X: 7 (at position 4)
  - Write Y: 5 (at position 2)
  - Write Z: 9 (at position 5)
- Final state (Tape): 7, 5, 9

**Digital Verification**The Exam Consists of **six** Questions in **two** Pages.**Maximum Marks: 30 Marks****2 / 6****Question 2:**

Calculate the following code coverage items

- statement coverage
- Branch coverage
- toggle coverage for x and y

```

1 initial begin
2   x=1;
3   y=0;
4 end
5 always @(a or b)begin
6   if(a==1)
7     x=0;
8   else if(b=1)
9     y=1;
10 end

```

```

initial begin
  x=1;
  y=0;
end
always @(a or b)begin
  if(a==1)
    x=0;
  else if(b=1)
    y=1;
end

```

[5 marks]

statement coverage:

executed statements: 1,2,3,4

coverage:  $4/8 = 50\%$ 

branch coverage:

executed branches:

coverage:  $0/2 = 0\%$ 

toggle coverage:

x: 1 yes, 0 no, 1→0 no, 0→1 no

y: 1no, 0 yes, 1→0 no, 0→1 no

coverage  $2/8 = 25\%$

**Digital Verification**

The Exam Consists of **six** Questions in **two** Pages.

Maximum Marks: 30 Marks

3 / 6

**Question 3:**

[5 marks]

- 1) What is the difference between static and dynamic verification ?
  - a) Static verification is analysing/checking design code without running the code simulation, while dynamic verification involves exercising DUT with different inputs
- 2) If we have a high functional coverage but low code coverage, what is most likely to be the problem in real life development ?
  - a) Verification plan is missing some features
- 3) What is the difference between theses 3 expressions: **verification**, **post-silicon validation** and **testing**
  - a) Verification: usually done on design phase using simulation tools/emulators to check design correctness  
Post-silicon validation: Done on test chips usually in design labs to check electric requirements  
Testing: done on production usually at fablabs to check against fabrication faults
- 4) What is the main disadvantage of pure random testing ?
  - a) It requires a lot of time to cover all needed features
- 5) Hardware acceleration is usually used to speed up verification closure and gain more trust in the design, however it has a couple of drawbacks, what are they ?
  - a) High cost  
Limited observability/debugging options

**Digital Verification**

The Exam Consists of **six** Questions in **two** Pages.

Maximum Marks: 30 Marks

4 / 6

**Question 4:**

[5 marks]

Draw the logic diagram for the circuit that represents this module

```
module module_a(input x,y,clk,rst, output reg z);


    wire w1, w2;

    assign w1 = x & y;
    assign w2 = w1 & y;

    always @(posedge clk)
        if(y==1)
            z <= ! w2;
        else
            z <= x || w1;
    always @(posedge rst)
        z <= 0;

endmodule
```

Solution:



**Digital Verification**

The Exam Consists of **six** Questions in **two** Pages.

**Maximum Marks: 30 Marks**

**5 / 6**

**Question 5:**

[5 marks]

Write a verification plan for the given binary\_counter in the following form.

Feature	Checkers list	Stimulus	Priority
Reset behaviour	<ul style="list-style-type: none"> <li>Count is back to zero with +ve edge of rst</li> <li>Count stays zero as long as rst=1</li> <li>Count starts from 0 with -ve edge of rst</li> <li>Count changes every clk as long as rst=0</li> </ul>	Rst: 0->1->0	<ul style="list-style-type: none"> <li>High</li> <li>Medium</li> <li>high</li> <li>Medium</li> </ul> <p>Priorities are always dependent on the actual use case so any different justifiable answer is accepted</p>
Clk sensitivity	<ul style="list-style-type: none"> <li>Count changes at every +ve edge of clk(while rst=0)</li> <li>Count stable between clk edges</li> </ul>	Clk: Toggling	<ul style="list-style-type: none"> <li>High</li> <li>Medium</li> </ul>
Output correctness	<ul style="list-style-type: none"> <li>Count is the equal to the previous count +1</li> </ul>	Clk,rst: random	<ul style="list-style-type: none"> <li>High</li> </ul>

```

module binary_counter(input clk,rst, output reg [3:0] count);

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            count <= 4'b0000;
        end else begin
            count <= count + 1;
        end
    end
endmodule

```

**Digital Verification**

The Exam Consists of **six** Questions in **two** Pages.

**Maximum Marks: 30 Marks**

**6 / 6**

**Question 6:**

[5 marks]

- 1) Write a systemverilog code that declares a dynamic array of integers named "my\_arr" that have 8 elements
  - a) `Integer my_arr [] = new [8];`
- 2) Fill the array with values from 1 to 8 using literals.
  - a) `my_arr = '{1, 2, 3, 4, 5, 6, 7, 8};`
- 3) Using one of array manipulation functions print number of elements greater than 5
  - a) `my_arr.sum with ( int'(item > 5) )`
- 4) What is the data structure that will be returned by the function you used in (3)
  - a) `queue`
- 5) What is the data type of my\_arr[9] ?
  - a) `wire`