

CSE 313s

Selected Topics in Computer Engineering

Sheet 2


1. Static Analysis involves simulating a model.
- True
 - False

Static Verification utilizes search and analysis to find all targeted failures without running a testbench

2. Which of the following is a technique covered in Static Analysis?
- Formal Verification
 - Model checking
 - Equivalence checking
 - All of the above

Formal Verification is considered as Static Verification and can be classified as: (1) Equivalence checking
(2) Model checking

3. Describe three common techniques used for static verification in hardware design



(1) Reset Domain Crossing: This refers to verifying the proper handling of reset signals as they cross from one clock domain to another.

(2) Clock Domain Crossing: This involves ensuring correct data transfer between different clock domains within a design. When data crosses clock domains, issues such as metastability and data loss can occur if not handled properly.



(3) Lint: Linting is a static analysis technique used to identify potential issues in HDL code. It checks for coding style violations, potential bugs, and non-synthesizable constructs. Lint tools analyze the code without executing it and provide feedback on coding practices and potential problems.

(4) Formal Verification: Formal verification involves mathematically proving that a design meets its specified requirements or properties. It uses formal methods such as model checking and theorem proving to exhaustively analyze all possible behaviors of a design and verify its correctness with respect to a given specification.

(5) Static Checks: This is used to verify the timing performance of a digital design without actually simulating its behavior. It ensures that the design meets its timing requirements, such as setup time, hold time, and clock-to-q delays, across all possible operating conditions.

4. What is a coverage driven verification?

approach هو coverage driven verification مبني على functional features verify كل الأدوات و لا لا design features verify من خلاله أقدر أقيس هل قدرت أ- الـ coverage metrics التي هي verification plan اللي اتكلمنا عنها sheet اللي افتخدها ومنها بنحط random tests كتير وفي نفس الوقت تكون بـ monitor coverage run random tests- أروع اروح و اشوف الـ coverage holes في الـ constraints بحث أغطي و هكذا لحد ما أغطي كل الـ features



5. Name three of the coverage metrics that we discussed in lectures.

- **Functional coverage:** It covers the functionality of the design. It is derived from the design specification. Tools can't generate an automatic functional coverage.

- **Code coverage:** It refers to the measurement of how much of the design's code constructs have been exercised by the test cases.

(1) **Statement coverage:** It is a straightforward metric which tells you how much of the statements in the source code are executed during your test


(2) **Toggle coverage:** It tracks the percentage of flip-flops or registers that have changed state during simulation, indicating whether these elements have been exercised.

(3) **FSM coverage:** It gives a coverage about the state transitions, and the different arc coverages.

(4) **Branch coverage:** It evaluates the percentage of decision points (branches) in the code that have been taken during testing. It ensures that both the true and false branches of conditional statements have been exercised.

(5) **Expression coverage:** It considers the RHS of expressions.

(6) **Conditional coverage:** It gives you a measure of whether every Boolean subexpression is evaluated to true or false.



6.

Below is a Verilog code for a simple 2-to-1 multiplexer: Compute statement coverage for this Verilog module with the given input values.

ازاي كنت بحصي الـ **total number of statements**

- كل **one statement** بتتحسب **assign statement**

- بالنسبة للـ **if-else statement** • **نفسها بتتحسب statement** <-- conditional statements

• **الـ condition مش بيتحسب معانا**

• **بنعد عدد الـ true part والـ false part** اللي جوة الـ **statements**

- بالنسبة للـ **for-loop statement** • **نفسها بتتحسب statement** واحدة <-- Loop statements

• **جزء الـ incrementation والـ condition والـ initialization** كل ده مش بيتعدد

• **بنجمع عدد الـ loop body statements** اللي جوة الـ **statements**

- بالنسبة للـ **break, continue, return** <-- one statements

- بالنسبة للـ **Module Instantiation** • **كل سطور الـ instantiation مهما طالب بتتحسب one statement**

- بالنسبة للـ **Procedural Blocks** • **always block** <-- always block

• **بنجمع عدد الـ block body statements** اللي جوة الـ **block body statements**

- بالنسبة للـ **Function and Task Calls** • **كل task call أو function بتتحسب one statement** <-- task call أو function

واخيراً بالنسبة للـ **module declaration** بقى شخصياً والـ **begin/end** <-- begin/end لا يتم حسابهم

```

module mux_2to1(input wire A, B, S, output reg Y);
  always @(A or B or S) 1
  begin
    if (S == 0) 2
      Y = A; 3
    else
      Y = B; 4
  end
endmodule
  
```

كده انا حسبت الـ **total number of statements** وهو 4

بعد ما **apply stimulus** هنروح نشوف مين فيهم اللي اتففذ ومين لا

Input values:

- A = 1
- B = 0
- S = 0

```

module mux_2to1(input wire A, B, S, output reg Y);
  Always @(A or B or S)
  begin
    if (S == 0)
      Y = A;
    else
      Y = B;
  end
endmodule
  
```

بالـ **inputs** دي، انا كده عديت على 3 statements من الـ 4

يعني الـ **statement coverage** 75%

For the given code and input values compute the toggle coverage

ازاي كنا بنحسب الـ **toggle coverage**؟

الأمر في غاية البساطة، تحتاج أشوف كل signal عندي إنها طلعت من 0 لـ1، ونزلت من 1 لـ0 ممكِن كمان نحسب إذا كان كل signal مرتب بالقيم المتاحة ليها، يعني مثلًا تكون الـsignal أصبحت بـ0 وأمست بـ1

Input values at consecutive clock cycles:

- clk = 1, rst = 0 (initial values)
 - clk = 0, rst = 0
 - clk = 0, rst = 0
 - clk = 0, rst = 0

	1	0	$1 \rightarrow 0$	$0 \rightarrow 1$
clk	✓	✓	✓	✗
rst	✗	✓	✗	✗

بالـ inputs 4 cases فقط من الـ 8 المنتظرین
یبیق کده الـ toggle coverage بـ %50

8. Assume in a coverage report, you found the functional coverage = 60% while the code coverage = 100%. What could be the reasons for that? In another experiment you found functional coverage = 100% while the code coverage =60%. What could be the reasons in that case?

خلينا قبل ما نحل السؤال نفكرين **functional coverage** هو عبارة إني بـ`list` **features** بتاعة **design** **test** بالـ**constrained randomization** ومن ثم ابدا اعملها

ثانية نفكّر إن `code coverage` هو فقط يسّع على `design` بناء `code` هل مررت عليه كلّه ولا لا، يصرف النظر عن `functionality`

وحب التذكير أنه لا غنى عن الآتتين، أنا محتاجهم صورة لرسم الصورة الشاملة لـ `test` يتابع

الحالة الأولى:

لأن أنا حققت 60% فقط من functional coverage ومع ذلك حققت 100% من code coverage، ده ممكن برجع ل蠡سب من أتنين:

مشكلة من طرف المطور design ==> إن الـ features ياشا نسب ، كما ، شغله و design كا . المطلوبة

مشكلة من طرف Verification Environment ==> ان test مش كاف ومحاج ألعاب اكتر يقى في constraints وكم زي ما اتكلمنا قبل كده ازود شوية scenarios او ناقص specific stimuli

سؤال منطقي، أزاي انا عديت على كل سطور code وفي نفس الوقت محققتش كل features؟
هديك مثال بسيط جدًا، ممكن يكون عندي مثلاً مثلاً FSM، انا ممكن كـcode coverage أعدى على كل states واحقق 100% coverage
أنا من جهة functionality، أنا محتاج flow محدد بين states، مرة مثلاً أروح من A لـ B، مرة تاني أروح من B لـ A ... وهكذا
لو لحظت في حالة إني عندي 3 states، فأنا عندي حوالي 8 scenarios محتاج أعدى عليهم على الرغم إن لو عملت scenario واحد بس فيهem هيتحققلي الـ100% coverage؟

الحالة الثانية:

لواحدة `functional coverage` حققت 100% ولكن `code coverage` فقط 60%، ده ممكن يعني حاجة من أتنين:

مشكلة من طرف الـ **RTL** ==> إن الـ **designer** كاتب **code** زائد عن الحاجة وملهوش لازمة، عرفت أحقق كل **features** اللي تحتاجها وفي الوقت محتاجتش اعدي على كل **code** أو ممكن يكون عندي ما بسم ، بالله ، **dead code** والـ **unreachable code** مستحيانا ، اوصله خالص .. زي ، مثلا ، **states** اللي ، فـ ، صفحة 5

مشكلة من طرف verification engineer ==> إن verification environment نسي يحط كل features اللي متفقين عليها في plan, فهو أه مكتوبه إنه خلص 100% من functional coverage. لكن list[] بقى اتفقنا علىها أصلًا ناقصة

EXTRA QUESTIONS

3. Select the disadvantage of using Model Checking
- Concurrent systems cannot be analyzed using this method.
 - Producing a mathematical specification requires a detailed analysis of the requirements.
 - They require the use of specialized notations that can only be understood by domain experts.
 - All of the above

Complexity disadvantage of Model checking states that: "Formal verification techniques often require expertise in formal methods, mathematical logic, and model checking algorithms."

4. Which of the following is incorrect with respect to Model Checking?
- Model checking is particularly valuable for verifying concurrent systems
 - Model checking is computationally very expensive
 - The model checker explores all possible paths through the model
 - All of the above

- Fairness properties of Model checking are often applied to concurrent or distributed systems to ensure that all processes or components of the system are given a fair chance to progress or access shared resources.

- Scalability disadvantage of Model checking states that: "Formal verification becomes computationally expensive for large designs"

in case of
large designs only

- Completeness advantage of Model checking states that: "Formal verification aims to exhaustively explore all possible behaviors and corner cases of a hardware design"

5. What is a BDD?
- Boolean Decision Diagram
 - Binary Decision Diagram
 - Binary Decision Device
 - Binary Device Diagram

BDDs are extensively used in CAD software to synthesize circuits (logic synthesis) and in formal verification.

6. What are the two inputs to the model checker?
- Implementation and specification
 - BDD and FSM
 - FSM of the design and properties
 - Verification and Validation

The model checker takes two inputs: (1) the finite state machine representation of the design.

(2) the formal representation of some properties representing the specification (or the properties to be checked).

7. What is meant by the "counter example" generated by the Model Checker?

A counter example is an input sequence that shows how the system is put in the violating state. Counterexamples are very useful for debugging purposes.

الـ Model Checker يسعى أنه يعدي على كل الألي انا عامله للـ system ويفارن بين الـ model والـ design الحقيقي.
لما يحصل في state violation فيـ generate test pattern بـ Model Checker بـ violation state الذي فيهاـ counter example ده ويمشي معاه واحدة واحدة ويشوف المشكلة حصلت فيـ bug ويعالجها.. هو دهـ sequence debugger بعد كده يستخدمـ

8. An escaped bug is a design bug that is not detected during pre-silicon verification, and it is only caught during post-silicon verification.
- True
 - False

الـ escaped bug هيـ bug الذي ظهرتـ فيـ pre-silicon formal verification وكمـ UVM testbench وكمـ conventional verification flow

9. Formal verification encompasses all techniques that leverage mathematical reasoning and proofs to determine the correctness of a silicon design.
- True
 - False

الـ formal verification زيـ ما اتفقنا هو قائم على تحويلـ design model أو mathematical model أوـ testbench منـ غيرـ design model أوـ finite-state model

11. Which of the following techniques can be used to prove a general SAFETY PROPERTY?

- a. Equivalence checking
- b. Simulation
- c. Model Checking
- d. Emulation

Model checking is a formal verification technique used to verify whether a system meets a certain property or specification.

One of the properties is "Safety": it means an undesirable state would never happen.(something bad would never happen)

Consider the function: $F = c \cdot b + b \cdot (a + d) + a' \cdot d'$ For the questions below, use variable order (from top to bottom): a,b,c,d.

12. What are the cofactors of F w.r.t. a (i.e $F_{a=0}$, $F_{a=1}$)? Provide a simplified expression with the minimum number of literals

عشان أعرف الـ cofactors بتوع F بالنسبة للـ a
وكل اللي بعمله إني بعوض عن الـ a مره بـ 0، ومرة بـ 1، وأشوف بقى F هتـ reduce لأيه، وهو ده هيكون الـ cofactors بتوعي

Given function F:

$$F = c \cdot b + b \cdot (a + d) + a' \cdot d'$$

Replace 'a' with 0

$$F_{a=0} = c \cdot b + b \cdot (0 + d) + 1 \cdot d'$$

$$F_{a=0} = c \cdot b + b \cdot d + d'$$

Replace 'a' with 1

$$F_{a=1} = c \cdot b + b \cdot (1 + d) + 0 \cdot d'$$

$$F_{a=1} = c \cdot b + b$$

$$F_{a=1} = (c + 1) \cdot b$$

$$F_{a=1} = b$$

ممكن نكمل الباقي عشان نشرح المبدأ ونعرف نرسم

in case of a = 0

Replace 'b' with 0

$$F_{b=0} = c \cdot 0 + 0 \cdot d + d'$$

$$F_{b=0} = d'$$

Replace 'b' with 1

$$F_{b=1} = c \cdot 1 + 1 \cdot d + d'$$

$$F_{b=1} = c + d + d'$$

$$F_{b=1} = 1$$

in case of a = 1


Replace 'b' with 0

$$F_{b=0} = 0$$

Replace 'b' with 1

$$F_{b=1} = 1$$

13. Draw the BDD for the function F. Remember to mark the edge with '0' or '1' to indicate 0 and 1 cofactors. Please draw the '0' edges on the left and the '1' edges on the right.




14. Consider the following function: $F(a,b,c,d) = \sum(2,3,12,14)$. Draw the BDD to represent this function. Remember to mark the edge with '0' or '1' to indicate 0 and 1 cofactors. Please draw the '0' edges on the left and the '1' edges on the right.


we need to represent it as a logical sum of products where each product term corresponds to one of the given minterms.

	$a \cdot b$	00	01	11	10
$c \cdot d$				1	
00					
01					
11	1				
10	1	1			

$$\therefore F = a' \cdot b' \cdot c + a \cdot b \cdot d'$$



15. For the following figure, perform a reachability analysis. Are there unreachable states?



16. For the previous problem, is the following property true?
"State 101 can eventually be reached from the initial state"

No, starting from 000, state 101 can't be reached.

17. What are the two types of assertions, and what are the differences between them?

(1) **Immediate Assertion:** - these assertions are evaluated continuously during simulation.

- Immediate assertions are typically used to verify conditions, such as checking the value of a signal or the relationship between multiple signals.

(2) **Concurrent Assertions:** these assertions are used to specify temporal properties that must hold true at specific points of time.

النما الـ assertions على حاجة لازم تكون متحققة طول الوقت، لازم!
انما الـ concurrent assertions على حاجة مربوطة بحدث معين وخلالص، بتكون متحققة فترة من الزمن مش طول الوقت

18. What is the type of the following assertion. Explain its meaning.

```
property hash_delay_prop;
  @(posedge prop_clk) req ##5 gnt;
endproperty

hash_delay_check: assert property (hash_delay_prop);
```

It's a Concurrent Assertion

المقصود هنا إني بـ كل posedge clock cycles المفترض أن signal gnt تكون هي كما هي req لما تكون بـ 1، لازم الـ signal اللي اسمها req تكون بـ 1 ولكن بعد 5 clock cycles.

19. What is the type of the following assertion. Explain its meaning.

```
assert (grant && request) begin
  $display ("Seems to be working as expected");
end
else begin
  current_time = $time;
  #1 $error("assert failed at time %0t", current_time);
end
```

It's a Immediate Assertion

المقصود هنا إني بـ checky طول الوقت، أنا منتظر إن الـ signal grant والـ signal request يكونوا الآتيين asserted طول الوقت، لو ده متحقق يطلع error.

Juba