

Department of Computer and Systems Engineering
Senior 1, and Senior 2 Level Students

2nd Semester, 2022/2023

Course Code: CSE 313

Time allowed: 1 Hr.

Digital Verification

Model: A

The Exam Consists of Five Questions in five Pages.

Maximum Marks: 25 Marks

1 / 5

تعليمات هامة

- حيازة التليفون المحمول مفتوحا داخل لجنة الامتحان يعتبر حالة غش تستوجب العقاب.
- لا يسمح بدخول سماعة الأذن أو البلوتوث.
- لايسمح بدخول أي كتب أو ملازم أو أوراق داخل اللجنة والمخالفة تعتبر حالة غش.

Question 1:

[12 marks]

Select only one answer in the following questions:

- 1) Coverage is used to measure the quality and progress of
 - a) RTL development
 - b) Specs extraction
 - c) verification process
 - d) fabrication process
- 2) Which of the following is done on mass production to verify against fabrication faults
 - a) Pre-silicon verification
 - b) Post-silicon validation
 - c) Structural testing
 - d) HW accelerated verification
- 3) To verify that a certain property in the design holds, we can use
 - a) Model checking as a static analysis technique or assertions during simulation
 - b) assertions as a static analysis technique or Model checking during simulation
 - c) Model checking during simulation or assertions during simulation
 - d) All of the above
- 4) In coverage-driven verification what may happen when coverage-time curve flattens
 - a) Randomization Constraints may be tightened
 - b) Direct tests may be ran
 - c) Verification process ends because coverage goals are achieved
 - d) All the above
- 5) If we have a high functional coverage but low code coverage, which of the following is most likely to be the problem in real life development
 - a) RTL have useless code
 - b) RTL have Missing features
 - c) Verification Plan is not complete (missing some features)
 - d) Testing process is not complete (more tests need to be ran)

Digital Verification

The Exam Consists of **Five** Questions in **five** Pages.

Maximum Marks: 25 Marks

2 / 5

- 6) Equivalency checking is considered
- Formal verification technique
 - Simulation based technique
 - Both (a) and (b)
 - None of the above
- 7) For the module Q7, which of the following is correct ?
- (x<y) evaluates to 1 and path1 is executed
 - (x<y) evaluates to 0 and path2 is executed
 - (x<y) evaluates to x and path2 is executed
 - (x<y) evaluates to x and path1 is executed
- 8) {1,2{3{4}},5,6} is equivalent to
- {1,2,3,4,5,6}
 - {1,4,4,4,4,4,5,6}
 - {1,2,4,4,4,5,6}
 - {1,3,3,4,5,6}

```
module Q7 ;
    reg[3:0] x,y;

    initial begin

        x=5;

        if(x<y)
            $display("path1")
        else
            $display("path2")

    end
endmodule
```

- 9) For module Q9, Which of the following is correct
- X is assigned at time step 3 and y assigned at time step 0
 - Both x and y are assigned at time stem 0
 - Both x and y are assigned at time stem 3
 - X is assigned at time step 0 and y assigned at time step 3
- 10) Which of the following data structures can use non-integer indexing
- Static arrays
 - Dynamic arrays
 - Associative arrays
 - Queue
- 11) Which of the following is a valid declaration in SystemVerilog ?
- * my_array [string]
 - String my_array [*][string]
 - Reg [3:0] my_que[\$][\$]
 - String [3:0] my_dynamic_array[]

```
module Q9 ;
    reg[3:0] x,y;

    initial begin

        x<= #3 5;
        y=6;

    end
endmodule
```

- 12) What is the returned value from this statement ?
- 1
 - 7
 - {7,12}
 - 19

```
int my_array [4]='{3,4,7,12};

my_array.sum() with( (item>5)?item:0 )
```

Digital VerificationThe Exam Consists of **Five** Questions in **five** Pages.**Maximum Marks: 25 Marks****3 / 5****Question 2:**

[4 marks]

Draw the logic diagram for the circuit that represents this module

```
module exam (input x,y,clk, output reg z1,z2);  
  
    wire w1,w2;  
  
    assign w1 = x & y;  
    assign w2 = w1 & y;  
  
    always @(posedge clk)  
        z1 <= ! w2;  
  
    always @(negedge clk)  
        z2 <= z1 & w2;  
  
endmodule
```

Digital VerificationThe Exam Consists of **Five** Questions in **five** Pages.**Maximum Marks: 25 Marks****4 / 5****Question 3 :**

[4 marks]

It is required to store this matrix and perform some operations on it.

1	12	5
3	7	14

- 1) Declare a dynamic array of integers with the same size as the matrix
- 2) Assign the declared array with the values in the matrix using array literal
- 3) Write a foreach loop that loops only on rows of this array, and prints each row elements
- 4) Edit the above code using the array locator function "**find()**" to print only elements greater than or equal to 5

Digital Verification

The Exam Consists of **Five** Questions in **five** Pages.


Maximum Marks: 25 Marks

5 / 5

Question 4 :

[2 marks]

The following circuit has a stuck-at-0 fault at wire 6 . Find a testing pattern for ABC such that we can observe the fault at the output F.



Test pattern =

Question 5 :

[3 marks]

Consider the following function: $F(a,b,c) = ac + bc + a'b'c'$. Draw the BDD to represent this function (use order a,b,c from top to bottom). Remember to mark the edge with '0' or '1' to indicate 0 and 1 cofactors. Please draw the '0' edges on the left and the '1' edges on the right