

## Lec 3 : Static Verification

### Formal Verification

- It's a method by which we prove or disprove a design implementation against a formal specification or property
- Uses mathematical reasoning
- Works well for small designs where the number of inputs, outputs and states are small.
- Methods of formal verification (Equivalence checking - Model checking)

### \* Equivalence Checking :-

- prove or disprove the logical equivalence between the final version of the netlist and the initial RTL.

2 ways → SAT solver (output  $J_i$ ,  $i \in \{0, 1, \dots, n\}$  vs inputs  $J_i, d_i, g_i, w_i$ ) or ATPG

ATPG is Automatic Test Pattern Generation

Miter Circuit



| op. of designs |, on XOR |, no 1互补|

Miter Circuit |, provides a way to prove equivalence on XOR |, etc. output |, inc 1 互补 Pattern |, gives us

- is crucial in the design flow of digital Circuits to ensure that optimizations, simplifications, transformations, or synthesis steps haven't introduced errors.

Exs-

High-Level RTL description

```
module adder(
    input [3:0] A,
    input [3:0] B,
    output [3:0] sum
);

    assign sum = A + B;
endmodule
```



Gate-level netlist representation

```
module adder_gate_level(
    input [3:0] A,
    input [3:0] B,
    output [3:0] sum,
);

    wire [3:0] a_xor_b;
    wire [3:0] a_and_b;
    wire [3:0] carry;

    assign a_xor_b = A ^ B;
    assign a_and_b = A & B;
    // Generate carry for each bit
    assign carry = (A & B) << 1;
    assign m = a_xor_b ^ carry;
endmodule
```

We compare the outputs of these two representations for all possible combinations of inputs A and B.

## \* Model Checking :-


- used to verify whether a system meets a certain property or specification

### Categories of Properties

- Safety : means an undesirable state would never happen.
- liveness : the system keeps making progress within a reasonable timeframe
- fairness : all processes or components of the system are given a fair chance to progress or access shared resources.

- involves exploring all possible states of a finite-state model of the system to determine if there is a state that violates the property to be verified

Ex:-



States: {a, b, c}

Transitions: {(a,a), (a,b), (b,a), (b,c), (c,c), (c,a)}

Initial state: a

Explored states:  
- a (initial)  
Unexplored transitions:  
- (a,a)  
- (a,b)

Explored states:  
- a (initial, from a)  
Unexplored transitions:  
- (a,b)

Explored states:  
- a (initial, from a)  
- b (from a)  
Unexplored transitions:  
- (b,a)  
- (b,c)

Explored states:  
- a (initial, from a, from b)  
- b (transition from a)  
Unexplored transitions:  
- (b,c)

Explored states:  
- a (initial, from a, from b, from c)  
- b (transition from a)  
- c (transition from b)  
Unexplored transitions:  
- (c,c)

Explored states:  
- a (initial, from a, from b, from c)  
- b (transition from a)  
- c (transition from b)  
Unexplored transitions:  
- (c,c)

Explored states:  
- a (initial, from a, from b, from c)  
- b (transition from a)  
- c (transition from b, from c)  
Unexplored transitions:  
- None

ا) وهو  
2 trans. رجع  
دال بعده  
  
ب) وهو  
ا) وهو (a,a)  
ا) وهو (b,a)  
أ) وهو (b,c)  
ا) وهو (c,a)  
ا) وهو (c,c)  
ا) وهو (a,c)  
  
(a,b)

لأن a (initial, from a, from b) مما a أو b أو c

### Advantages:-

- **Completeness:** explores all behaviors and corner cases.
- **Rigor:** based on mathematical principles providing rigorous proofs of correctness or violation of properties.
- **Automation:** tools automate the process of verification.
- **Formal Guarantees:** it provides a formal proof of correctness.
- **Coverage:** can achieve higher coverage of design space.
- **Debugging Support:** tools often provide detailed counterexamples or traces when a property is violated.
- **Regulatory Compliance:** In safety-critical industries formal verification is often required to comply with standards and certification processes.

دعا تتحقق العناصر

للتسلل، لتتفادي