

King Saud University
College of Computer & Information Sciences
Department of Computer Engineering

FALL 2022
CEN 415
Dr. KHURSHEED AURANGZEB

Student Name: Muhannad Funissan Alanizy.	Section: 32693	Student ID: 439101758.
Student Name: Rami Khaled Almutiry.	Section: 32693	Student ID: 439102284.
Student Name: Sultan Alotaibi.	Section: 32693	Student ID: 439101605.

CEN 415_Project

Phase (2)

Introduction:

Arithmetic Logic Unit (ALU) is the computing Heart of the microprocessors and is part of the Computer Datapath Operator that pretty much executes arithmetic and logic instructions.

In this project we would like to discover the ALU in more detail and be able to take some form of an Overview model of the architecture, to be able to apply it later on when needed on different Cmos Circuits for Application specific purposes.

Problem Statement and Specification:

Arithmetic and logic unit is the executing datapath operator that carries out Arithmetic and logic instructions and moves the program counter forward with instructions it's a Necessity for any microprocessor to contain one, however if we were to apply one what are the most common components to be used for one?

In our case, our humble user has requested ALU with this subset of Specification has the following cases:


- ⇒ Design and implement a circuit that has **two 8-bit inputs and one 16-bit output** to perform the following tasks based on the user choice determined C [1:0].
- Case 00:
The circuit generate the complement of the first input & show the result in the 8 least significant bits of the output.
 - Case 01:
The circuit perform a modulo 256 count down with the ability to hold the result if (H) is asserted. The result is shown in the 8 most significant bits of the output.
 - Case 10:
The circuit multiply both inputs using shift and add method.
 - Case 11:
the circuit generates the even parity of the second input and show the result in the most significant bit of the output.

Motivation:


Our main goal is to get hands-on experience and learn to put our obtained skills to practice, not-to-forget to model our approach such that when we want to redesign the ALU or a microprocessor, we'd had backdoors up our sleeves.

Standard Gates that we used in our design for the cases:

- **Two input AND gate:**
 - Layout:




- Test the gate:




- **Two input XOR gate:**

- Layout:




- Test the gate:



- **MUX2-1:**

- Layout:




- Test the MUX2-1:

Vdd		1
Gnd		0
a		1
b		0
s		0
out		1

- **Inverter gate:**

- Layout:




- Test the gate:


Vdd		1
Gnd		0
a		1
out		0

- **D flip flop:**

- Layout:




- Test the flip flop:



- **Two input OR:**

- Layout:




- Test the OR gate:

Vdd		1
Gnd		0
a		1
b		0
out		1

Case 00:

- Layout:



- Test the Case 00:

⇒ Input:


From In15 to In8: 0000 1111

⇒ Output will be from out7 to out0:


Vdd		1
Gnd		0
in8		1
in9		1
in10		1
in11		1
in12		0
in13		0
in14		0
in15		0
out0		0
out1		0
out2		0
out3		0
out4		1
out5		1
out6		1
out7		1
out8		0
out9		0
out10		0
out11		0
out12		0
out13		0
out14		0
out15		0

Case 01: Down Counter 4-bit it counts from 15 to 0


- Layout:



- Test the 4-bit counter:



Down Counter 8-bit it counts from 255 to 0




- Test the 8-bit counter:

Case 10:

- Two-bit ALU we repeat the two-bit for whole 16-bit:

- Layout:



- Test#1 the ALU:

⇒ Input:

a = 1110000000001011

b = 110100000000111

⇒ Output will be:

d = 1011000000010010



- Test#2 the ALU with Carry in:

⇒ Input:

$C_{in} = 1$

$a = 1110000000001011$

$b = 1101000000000111$

⇒ Output will be:

$d = 1011000000010011$

U001	1
C001	0
analog	1
A15	1
A14	1
A13	1
A12	0
A11	0
A10	0
A9	0
A8	0
A7	0
A6	0
A5	0
A4	0
A3	1
A2	0
A1	0
A0	1
B15	1
B14	1
B13	0
B12	1
B11	0
B10	0
B9	0
B8	0
B7	0
B6	0
B5	0
B4	0
B3	1
B2	1
B1	1
B0	1
C001	1
C001	1
A15	1
A14	0
A13	1
A12	1
A11	0
A10	0
A9	0
A8	0
A7	0
A6	0
A5	0
A4	1
A3	0
A2	0
A1	1
A0	1

- Test#3 the ALU Extreme Numbers:

⇒ Input:

a = 1111000000001111


b = 0000000000001111

⇒ Output will be:


d = 1111000000001110

U/00		1
U/01		0
anaput		1
a15		1
a14		1
a13		1
a12		1
a11		0
a10		0
a9		0
a8		0
a7		0
a6		0
a5		0
a4		0
a3		1
a2		1
a1		1
a0		1
r15		0
r14		0
r13		0
r12		0
r11		0
r10		0
r9		0
r8		0
r7		0
r6		0
r5		0
r4		0
r3		1
r2		1
r1		1
r0		1
C/00		0
C/01		0
a15		1
a14		1
a13		1
a12		1
a11		0
a10		0
a9		0
a8		0
a7		0
a6		0
a5		0
a4		1
a3		1
a2		1
a1		1
a0		0


- Four-bit Multiplicand-shift lift (We make from 4-bit a 16-bit):



- Test 16-bit multiplicand:
 ⇒ Input in0 = 1




- Four-bit Multiplier-shift right (4bit-8bit):




- Test 8-bit multiplier:


⇒ Input in7 = 1




- Four-bit Product-shift (4bit-8bit-16bt):



- Test 16-bit product:
 \Rightarrow Input: $in7 = 1$ **and** $in15 = 1$




- Final design of case10:



Case 11: even parity:

Input 8 – 14 we added an invertor so we can set the values to zero.

- Layout:



- Test the Case 11:

⇒ Input:

From In7 to In0: 1111 0000

⇒ Output will be from out15 to out0:

Vdd		1
Gnd		0
in0		0
in1		0
in2		0
in3		0
in4		1
in5		1
in6		1
in7		1
out0		0
out1		0
out2		0
out3		0
out4		1
out5		1
out6		1
out7		1
out8		0
out9		0
out10		0
out11		0
out12		0
out13		0
out14		0
out15		0

- Test the Case 11:
 - ⇒ Input:
 - From In7 to In0: 1110 0000
 - ⇒ Output will be from out15 to out0:

Vdd			1
Gnd			0
in0			0
in1			0
in2			0
in3			0
in4			0
in5			1
in6			1
in7			1
out0			0
out1			0
out2			0
out3			0
out4			0
out5			1
out6			1
out7			1
out8			0
out9			0
out10			0
out11			0
out12			0
out13			0
out14			0
out15			1

- **Testing strategy and result:**

To verify the project work an efficient way, we used a random and extreme input to make sure that the project output is right.