Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date:26/1/2021	e:26/1/2021						
Name: Ramya N Prabhu SRN:PES1UG19CS380	Section F						
Week#1Program Number:1							
Title of the Program							
Write an ALP using ARM instruction set to add and subtract two 32 bit numbers .Both numbers are in registers.							
I. ARM Assembly Code for each program:							
.text							
;Adding numbers							
MOV r0, #100							
MOV r1, #50							


ADD r2, r0, r1

;Subtracting Numbers

SUB r4, r0, r1

.end

II. Final Output Screen Shot (Register Window, Output window)



Microprocessor and Computer Architecture Laboratory UE19CS256


4th Semester, Academic Year 2020-21

Date:

Name: Ramya N Prabhu	SRN:PES1UG19CS380	Section F
Week#1 Title c	Program Number:2 of the Program	
	onstrate logical operations. s are in registers.	All
I. ARM Assembly C	ode for each program	
.text		
;AND		
MOV r0, #9		
MOV r1, #5		
AND r2, r0, r1		
;OR		
ORR r3, r0, r1		
;NOT		

MVN r4, r1 ;XOR EOR r5, r0, r1 ;AND NOT BIC r6, r0, r1 .end

II. Final Output Screen Shot (Register Window, Output window)



Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21


Date:

Date.			
Name: Ramya N Prabhu	SRN:PES1UG19CS380	Section F	
Week#1Title	Program Number:3 e of the Program	3	
Write an ALP to add 5	numbers where values are p in registers.	resent	
I. ARM Assembly	/ Code for each program		
.text			
;add 5 numbers where values a	are present in registers.		
MOV RO, #45			
MOV R1, #66			
MOV R2, #17			
MOV R3, #68			
MOV R4, #9			
ADD R5, R0, R1			
ADD R6, R2, R5			

ADD R7, R3, R6 ADD R8, R4, R7

.end

II. Final Output Screen Shot (Register Window, Output window)



Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date:

Week#1 Program Number:4	Name: Ramya N Prabhu			SRN:PES1UG19CS380	Section F
Title of the Program	Week#	1			4

Write an ALP using ARM instruction set to check if a number stored in a register is even or odd. If even, store 00 in R0, else store FF in R0

I. ARM Assembly Code for each program

;case where num is even
.text

MOV r1, #90

ANDS r2, r1, #1


BEQ EVEN

MOV r0, #0XFF


B exit

```
EVEN:
        MOV r0, #0X00
   exit:
       SWI 0x011
.end
;case where the num is odd
.text
   MOV r1, #91
   ANDS r2, r1, #1
   BEQ EVEN
       MOV r0, #0XFF
        B exit
   EVEN:
        MOV r0, #0X00
   exit:
       SWI 0x011
.end
          Final Output Screen Shot (Register Window,
     11.
          Output window)
```

Case even:



Case odd:



Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature:[Ramya]

Name: Ramya N Prabhu

SRN:PES1UG19CS380

Section: F

Date:26/1/2021