## Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

# Working on Pipeline and Cache simulator

Name: RAMYA NARASIMHA PRABHU SRN: PES1UG19CS380 Section: F2

Week: **9** Date: 9/4/2021

Lab 9

### Task1: 5 stage pipeline Simulator

Execute these instructions using 5 stage pipeline - MIPS architecture simulator.

ADD R0, R1, R2

SUB R3, R0, R4

FP\_LOAD F1, Offset,R1

FP\_ADD F5,F1,F1

Without data forwarding:

Instruction	Execution Cycles
FP_Add/Sub	1 🗸
FP_Multiply	1 🗸
FP_Divide	1 🗸
INT_Divide	1 🗸




										CP	U Cycles	
Instruction	1	2	3	4	5	6	7	8	9	10	11	12
o int_add (R5, R1, R2)	IF	ID	+ - (i)	MEM	WB							
1 int_sub (R3, R5, R4)		IF	ID	S	S	+ - (i)	MEM	WB				
p_ld (F1, Offset, R1)			]F	S	S	ID	EX	MEM	WB			
3 fp_add (F5, F1, F1)					i i	IF.	ID	S	S	+ - (f)	MEM	WB

Potential Hazards:

RAW: Instructions 0 and 1. Register R5. RAW: Instructions 2 and 3. Register F1.

#### With data forwarding:





int_sub (R3, R5, R4)	Instruction	1	2	3	4	5	6	7	8	9	1
tp_Id (F1, Offset, R1)	int_add (R5, R1, R2)	IF	ID	+ - (i)	MEM	WB					
tp_add (F5, F1, F1)  IF ID S +I- (f) MEM WB  Step Execute All Instructions	int_sub (R3, R5, R4)		IF	ID	+ - (i)	MEM	WB				
	fp_ld (F1, Offset, R1)			] IF	ID	EX	MEM	WB			
	fp_add (F5, F1, F1)				IF	ID	S	+ - (f)	MEM	WB	

#### Observe the following and note down the results.

1. Is there a data dependency among the instructions?

Ans. Yes.

In the case without data forwarding, there is a RAW data hazard between instructions 0 and 1 on R5 and between instructions 2 and 3 on F1.

With data forwarding - Instructions 2 and 3, Register F1 It occurs when the value produced by the first instruction is required by the subsequent instruction.

2. How many stall states have been introduced?

Ans. 6 stall states are introduced (without data forwarding).

3. If data forwarding is applied how many stall states have been reduced?

Ans. 5 stall states are reduced (leaving only 1).

4. Mention the total number of clock cycles used with and without data forwarding.

Ans.

Without data forwarding: 12 cycles

With data forwarding: 9 cycles

#### Task2: Cache Simulator


- 1. A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.
  - a) Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address using direct mapped Cache.

Ans.

Total no. of address bits = 16Block size = 64 bytes =  $2^6$  bytes =  $2^6$  words

No. of bits in the Word field = 6 Cache size = 2K-byte =  $2x1024 = 2^{11}$  bytes Number of cache blocks = Cache size / Block size =  $2^{11}/2^6 = 2^5$ No. of bits in the Block field = 5


No. of bits in the Tag field = 16 - 6 - 5 = 5 Therefore, No. of bits in Tag=5, Block=5, Word=6.



b) When a program is executed, the processor reads data sequentially from the following word addresses: 128, 144, 2176, 2180, 128, 2176. All the above addresses are shown in decimal values (Convert the address to hexadecimal equivalent of the decimals given above and submit in the simulator). Assume that the cache is initially empty. For each of the above addresses, indicate whether the cache access will result in a hit or a miss.

Ans.

128 ( Hex: 80 )	144 ( Hex: 90 )	2176 ( Hex: 880 )	2180 ( Hex: 884 )	128 ( Hex: 80 )	2176 ( Hex: 880 )
00000 00010 000000	00000 00010 010000	00001 00010 000000	00001 00010 000100	00000 00010 000000	00001 00010 000000
MISS	ніт	MISS	ніт	MISS	MISS



2. For the above-mentioned problem, calculate and execute for 4way set associativity and fully associative mapping technique. For each technique randomly generate ten addresses and indicate whether the cache access will result in a hit or a miss. Assume block replacement policy as random.


Ans.

4-way set associative:

Index bits = Cache Size/ Set Size = 2^11 / 2^8 == 3 bits

Offset =6 bits

Tag = 16-6-3 = 7 bits



Statistics
Hit Rate: 0%
Miss Rate: 100%

List of Previous Instructions:


Load 2F4 [Miss]
Load DE24 [Miss]
Load 422F [Miss]
Load 422F [Miss]
Load F511 [Miss]
Load 164F [Miss]
Load BE6D [Miss]
Load BE6D [Miss]
Load B146 [Miss]
Load A332 [Miss]
Load A829 [Miss]

Fully associative:

Offset bits=6

Tag bits = 16-6 = 10

No index bits



Task3: Use Arm Simulator

#### Given a 'c' code convert it in its equivalent Arm Code and execute in ARM simulator.

1. 
$$x = (a + b) - c$$

.text

LDR R1, =a

LDR R2, =b

LDR R3, =c

LDR R1, [R1]

LDR R2, [R2]

LDR R3, [R3]

ADD R0, R1, R2

SUB RO, RO, R3

SWI 0X11

.data

a: .word 10


b: .word 20

c: .word 3

.end

#### **Output:**

R0: (10+20)-3=27



2) z = (a << 2) | (b & 15)

.text

MOV RO, #4

MOV R1, #7

MOV R3, R0, LSL #2

AND R4, R1, #15

ORR R5, R3, R4

SWI 0X011

.end

**Output**: (4<<2) | (7 & 15) = (0100 << 2) | (0111 & 1111) = 10000 | 0111 = 10111 = 23

