Mon May 23 08:34:48 2016

```
1
                                                       timescale 1ns / 1ps
          2
                                                3
                                                // Company:
                                                // Engineer:
          4
          5
                                              //
          6
                                              // Create Date:
                                                                                                                                                                                                                               19:55:37 04/30/2016
          7
                                                // Design Name:
                                              // Module Name:
          8
                                                                                                                                                                                                                              hex7seq
          9
                                              // Project Name:
10
                                              // Target Devices:
11
                                                // Tool versions:
12
                                              // Description:
13
                                              //
                                                // Dependencies:
14
15
                                                // Revision:
16
17
                                                // Revision 0.01 - File Created
                                                // Additional Comments:
18
19
20
                                              21
                                              module hex7seq(
22
                                                                                     input [3:0] n,
23
                                                                                     output [6:0]y
24
                                                                                    );
25
26
                                                                            assign y[0] = (\sim n[3] \& \sim n[2] \& \sim n[1] \& n[0]) + (\sim n[3] \& n[2] \& \sim n[1] \& \sim n[0]) + (n[3] \& \sim n[2] \& n[1])
                                                ]&n[0]) | (n[3]&n[2]&\sim n[1]&n[0]);
27
                                                                            assign y[1] = (\sim n[3] & n[2] & \sim n[1] & n[0]) | (\sim n[3] & n[2] & n[1] & \sim n[0]) | (n[3] & \sim n[2] & n[1] & n[0]) | (n[3] & n[2] & n[1] & n[1] & n[1] & n[1] | n
                                                ] \&n[0]) + (n[3] \&n[2] \&n[1] \&n[0]) + (n[3] \&n[2] \&n[1] \&n[0]) + (n[3] \&n[2] \&n[1] \&n[0]);
28
                                                                             assign y[2] = (\sim n[3] \& \sim n[2] \& n[1] \& \sim n[0]) + (n[3] \& n[2] \& \sim n[1] \& \sim n[0]) + (n[3] \& n[2] \& n[1]
                                                ] \& \sim n[0])  | (n[3] \& n[2] \& n[1] \& n[0]);
29
                                                                            assign y[3] = (\neg n[3] \& \neg n[2] \& \neg n[1] \& n[0]) + (\neg n[3] \& n[2] \& \neg n[1] \& \neg n[0]) + (\neg n[3] \& n[2] \& n[2] \& n[2] \& \neg n[2] \& \neg
                                                1]&n[0]) | (n[3]&\sim n[2]&\sim n[1]&n[0]) | (n[3]&\sim n[2]&n[1]&\sim n[0]) | (n[3]&n[2]&n[1]&n[0]);
30
                                                                            assign y[4] = (\sim n[3] \& \sim n[2] \& \sim n[1] \& n[0]) + (\sim n[3] \& \sim n[2] \& n[1] \& n[0]) + (\sim n[3] \& n[2] \& \sim n[2] \&
                                                1] \& \neg n[0]) + (\neg n[3] \& n[2] \& \neg n[1] \& n[0]) + (\neg n[3] \& n[2] \& n[1] \& n[0]) + (n[3] \& \neg n[2] \& \neg n[1] \& n[0])
31
                                                                            assign y[5] = (\sim n[3] \& \sim n[2] \& \sim n[1] \& n[0]) + (\sim n[3] \& \sim n[2] \& n[1] \& \sim n[0]) + (\sim n[3] \& \sim n[2] \& n[1] \& \sim n[0]) + (\sim n[3] \& \sim n[2] \& n[1] \& \sim n[0]) + (\sim n[3] \& \sim n[2] \& n[1] \& \sim n[0]) + (\sim n[3] \& \sim n[0]) + (\sim n[0] \& 
                                                 [1]&n[0]) | (\sim n[3]&n[2]&n[1]&n[0]) | (n[3]&n[2]&\sim n[1]&n[0]);
32
                                                                             assign y[6] = (\sim n[3] \& \sim n[2] \& \sim n[1] \& \sim n[0]) | (\sim n[3] \& \sim n[2] \& \sim n[1] \& n[0]) | (\sim n[3] \& n[2] \& n[1] \& \sim n[1]
                                                  [1] &n[0]) | (n[3] &n[2] &n[1] &n[0]);
33
34
                                                endmodule
35
```