Sun May 29 10:38:55 2016

```
1
     `timescale 1ns / 1ps
 2
    3
    // Company:
 4
    // Engineer:
 5
    //
 6
    // Create Date:
                       16:10:25 05/14/2016
 7
    // Design Name:
 8
    // Module Name:
                       Sync
9
    // Project Name:
10
    // Target DeV[9:0]ices:
11
    // Tool V[9:0]ersions:
12
    // Description:
13
    //
    // Dependencies:
14
15
    //
    // ReV[9:0]ision:
16
17
    // ReV[9:0]ision 0.01 - File Created
    // Additional Comments:
18
19
20
    21
    module Sync(
22
        input [9:0] H,
23
        input [9:0] V,
24
        output HS,
25
        output VS,
26
        output R2,
        output R1,
27
        output R0,
28
        output G2,
29
30
        output G1,
31
        output G0,
32
        output B1,
33
        output B0
34
        );
35
36
        wire ActiveRegion = ((H <= 639) & (V <= 479));</pre>
37
        wire RightEdge = ((H >= 632) & (H <= 639));</pre>
38
        wire LeftEdge = ((H >= 0) & (H <= 7));</pre>
39
        wire TopEdge = ((V \ge 0) & (V \le 7));
40
        wire BottomEdge = ((V >= 472) \& (V <= 479));
41
42
        assign HS = \sim ((H < 655) \mid (H > 751)); // 655 751
43
        assign VS = \sim ((V < 490) | (V > 491)); //good
44
45
        assign G2 = ActiveRegion & (RightEdge |
                                              LeftEdge
                                                         TopEdge |
                                                                  BottomEdge);
46
        assign G1 = ActiveRegion & (RightEdge |
                                              LeftEdge
                                                         TopEdge
                                                                  BottomEdge);
47
        assign G0 = ActiveRegion & (RightEdge
                                              LeftEdge
                                                                  BottomEdge);
                                                         TopEdge
48
        assign R2 = ActiveRegion & (RightEdge
                                              LeftEdge
                                                         TopEdge
                                                                   BottomEdge);
49
        assign R1 = ActiveRegion & (RightEdge |
                                              LeftEdge
                                                         TopEdge
                                                                   BottomEdge);
50
        assign R0 = ActiveRegion & (RightEdge | LeftEdge |
                                                         TopEdge | BottomEdge);
51
52
53
    endmodule
54
```