

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:      11:31:44 04/17/2016
7  // Design Name:
8  // Module Name:      hex7seg
9  // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 module hex7seg(
22     input [3:0] n,
23     output a,
24     output b,
25     output c,
26     output d,
27     output e,
28     output f,
29     output g
30 );
31
32     assign a = (~n[3]&~n[2]&~n[1]&n[0]) | (~n[3]&n[2]&~n[1]&~n[0]) | (n[3]&~n[2]&n[1]&n[
0]) | (n[3]&n[2]&~n[1]&n[0]);
33     assign b = (~n[3]&n[2]&~n[1]&n[0]) | (~n[3]&n[2]&n[1]&~n[0]) | (n[3]&~n[2]&n[1]&n[
0]) | (n[3]&n[2]&~n[1]&~n[0]) | (n[3]&n[2]&n[1]&~n[0]) | (n[3]&n[2]&n[1]&n[0]);
34     assign c = (~n[3]&~n[2]&n[1]&~n[0]) | (n[3]&n[2]&~n[1]&~n[0]) | (n[3]&n[2]&n[1]&~n
[0]) | (n[3]&n[2]&n[1]&n[0]);
35     assign d = (~n[3]&~n[2]&~n[1]&n[0]) | (~n[3]&n[2]&~n[1]&~n[0]) | (~n[3]&n[2]&n[1]&
n[0]) | (n[3]&~n[2]&~n[1]&n[0]) | (n[3]&~n[2]&n[1]&~n[0]) | (n[3]&n[2]&n[1]&n[0]);
36     assign e = (~n[3]&~n[2]&~n[1]&n[0]) | (~n[3]&~n[2]&n[1]&n[0]) | (~n[3]&n[2]&~n[1
]&~n[0]) | (~n[3]&n[2]&~n[1]&n[0]) | (~n[3]&n[2]&n[1]&n[0]) | (n[3]&~n[2]&~n[1]&n[0
]);
37     assign f = (~n[3]&~n[2]&~n[1]&n[0]) | (~n[3]&~n[2]&n[1]&~n[0]) | (~n[3]&~n[2]&n[1
]&n[0]) | (~n[3]&n[2]&n[1]&n[0]) | (n[3]&n[2]&~n[1]&n[0]);
38     assign g = (~n[3]&~n[2]&~n[1]&~n[0]) | (~n[3]&~n[2]&~n[1]&n[0]) | (~n[3]&n[2]&n[1
]&n[0]) | (n[3]&n[2]&~n[1]&~n[0]);
39
40 endmodule
41
```