



Birzeit University

Faculty of Engineering & Technology

Department of Electrical & Computer Engineering

ENCS4370 || Computer Architecture

Multicycle RISC Processor in Verilog

Prepared by:

Haneen Odeh 1210716

Rana Musa 1210007

Mays Ajaleen 1211242

Instructor:

Dr. Aziz Qaroush

June.2024

Abstract

This report presents the design, implementation, and testing of a 16-bit multicycle RISC processor in Verilog HDL. Supporting R-type, I-type, J-type, and S-type instructions, it features 8 registers and separate instruction and data memories. The multicycle Datapath includes fetch, decode, execute, memory access, and write-back stages. Key components are the ALU, register file, control unit, and multiplexers. The state machine-based control unit ensures precise signal generation. Testing confirms the processor's functionality and integration, demonstrating the efficiency of the design.

Contents

Abstract	1
Introduction	1
1.1 Theory	1
1.2 Instruction Format	2
1.2.1 R-Type (Register Type)	2
1.2.2 I-Type (Immediate Type)	2
1.2.3 J-Type (Jump Type)	2
1.2.4 S-Type (Store Type)	3
1.3 Instruction Sets.....	3
Components	4
2.1 Memory.....	4
2.1.1 Instruction Memory	4
2.1.1 Data Memory.....	5
2.2 Register File	6
2.3 Arithmetic Logic Unit (ALU)	7
2.4 Program counter (PC)	7
2.5 Extender.....	8
2.6 Control Unit	9
2.7 Clock Organiser	10
2.8 Multiplexer.....	10
2.8.1 Multiplexer 2to1	10
2.8.2 Multiplexer 4to1	11
2.8.3 Multiplexer 3to1	11
2.9 Concatenation	12
2.10 Adder.....	12
Design and Implementation	13
3.1. Full Data Path.....	13
3.2. System's Control Signals	14
3.2.1. Signals Outputs Meanings	14
3.2.2. Main Control Unit	15
3.2.3. ALU Control Unit.....	17
3.2.4. PC Control Unit	18
3.3 State Machine Diagram	19
Testing and Validation	20

Overview	20
4.1 Instruction Memory	20
4.2 Data Memory	21
4.3 Register File.....	22
4.4 Arithmetic Logic Unit (ALU)	23
4.5 Control Unit	24
4.6 Clock Organizer	27
4.7 Program Counter (PC).....	29
4.8 Multiplexer 4x1	30
4.9 Multiplexer 2x1	30
4.10 Adder	31
4.11 Concatenation.....	31
4.12 Complete Processor.....	32
Teamwork	37
Conclusion	38

Table of Figures

Figure 1: R-Type Instruction Format	2
Figure 2: I-Type Instruction Format.....	2
Figure 3: J-Type instruction Format.....	2
Figure 4: J-Type ret- Format	2
Figure 5:S-Type Format	3
Figure 6: Instruction Memory Component	4
Figure 7:Data Memory Component	5
Figure 8: Register File Component.....	6
Figure 9: ALU Component	7
Figure 10: PC Component	8
Figure 11: Ext Component	8
Figure 12:Multicycle Datapath Architecture.....	9
Figure 13: clk organizer Component	10
Figure 14:Mux2to1 Component.....	10
Figure 15:Mux4to1 Component.....	11
Figure 16:Mux3to1 Component.....	11
Figure 17:Concatenation Component	12
Figure 18:Adder Component	12
Figure 19: Two Input Adder Component	12
Figure 20:Full Datapath Diagram	13
Figure 21: State Machine Diagram	19
Figure 22: Instruction Memory Testbench.....	21
Figure 23: Data Memory Testbench.....	22
Figure 24: Register File Testbench	23
Figure 25: ALU Testbench.....	24
Figure 26: Control Unit Testbench.....	27
Figure 27: Clock Organizer Testbench.....	29
Figure 28: PC Testbench	29
Figure 29: Mux2x1 Testbench	30
Figure 30: Two Input Adder Testbench.....	31
Figure 31: Concatenation Testbench.....	31
Figure 32: data path code snippets.....	33

List of Tables

Table 1: Instructions Table	4
Table 2:Description of Signals and Effects	14
Table 3: Main Control Unit Signals	15
Table 4: Main Control Unit Signals Cont.	16
Table 5:Opcode and AluOp.....	17
Table 6: PC Control Unit Signals.....	18
Table 7: State Machine Table	19

Introduction

1.1 Theory

This project focuses on designing and testing a simple multicycle RISC processor using Verilog HDL. The processor features a 16-bit instruction and word size, ensuring compact and efficient instruction encoding and execution. The architecture includes 8 general-purpose 16-bit registers (R0 to R7), with R0 hardwired to zero to discard any write attempts. Additionally, a 16-bit program counter (PC) is used as a special-purpose register.

The processor supports four instruction types: R-type, I-type, J-type, and S-type, allowing a variety of operations from arithmetic to control flow. It has separate data and instruction memories, enhancing parallelism and efficiency during instruction fetch and data access cycles. Both memories are byte-addressable, enabling flexible data manipulation at the byte level, and use little endian byte ordering, where the least significant byte is stored at the lowest memory address.

The ALU generates the necessary signals to determine the condition branch outcome (taken/not taken), facilitating effective control flow management. The multicycle Datapath design breaks down each instruction into multiple cycles, enabling more complex and efficient instruction execution phases.

The project's aim is to develop a functional and efficient processor design, leveraging Verilog HDL for precise and modular hardware description and testing. Central to the processor's architecture is its multicycle Datapath, which consists of five stages: Instruction Fetch, Instruction Decode, Execution, Memory Access, and Write Back. Each stage is essential for systematic and efficient instruction processing.

A critical component of this project is developing a control unit using a state machine approach. This control unit is vital for managing the Datapath and generating control signals based on the instruction type and the Datapath's current state.

This project offers practical experience in processor design and provides an in-depth understanding of instruction set architecture and multicycle processor design. It combines theoretical knowledge with hands-on application, aiming to master the complexities of designing a multicycle RISC processor using Verilog HDL.

1.2 Instruction Format

The processor's Instruction Set Architecture (ISA) includes four distinct instruction formats: R-type, I-type, J-type, and S-type, each with its own unique structure.

1.2.1 R-Type (Register Type)

- Opcode (4-bits)
- Rd (3-bits): Destination register
- Rs1 (3-bits): First Source register
- Rs2 (3-bits): Second Source register
- Unused (3-bits)





Figure 1: R-Type Instruction Format

1.2.2 I-Type (Immediate Type)

- Opcode (4-bits)
- Mode (1-bit):
 - For Load:
 - 1 : LBs load byte with sign extension
 - 0 : LBU load byte with zero extension
 - For Branch:
 - 0 : compared Rd with Rs1
 - 1 : compared Rd with R0
- Rd (3bits): Destination register
- Rs1 (3-bits): First Source register
- Immediate (5 -bits)

Figure 2: I-Type Instruction Format



1.2.3 J-Type (Jump Type)

- Opcode (4-bits)
- Jump Offset (12-bits)
 - For JMP and Call instructions




Figure 3: J-Type instruction Format

- For RET instruction [return]




Figure 4: J-Type ret- Format

1.2.4 S-Type (Store Type)

- Opcode (4-bits)
- Rs (3-bits): Source register
- Immediate (9 -bits)




Figure 5:S-Type Format

1.3 Instruction Sets

The processor's instruction set is integral to its functionality, encompassing various categories designed to address specific computational needs. R-Type instructions handle arithmetic and logical operations, I-Type instructions manage operations involving immediate values, J-Type instructions facilitate unconditional branching, and S-Type instructions support a single operation for memory storage.

Each instruction type enhances the processor's operational versatility, ensuring efficient handling of a broad range of tasks. The table below details the processor's diverse instructions, demonstrating its capability to execute complex functions effectively.

NO.	Instruction	Meaning	Opcode Value	M
R-Type				
1	AND	$\text{Reg(Rd)} = \text{Reg(Rs1)} \& \text{Reg(Rs2)}$	0000	-
2	ADD	$\text{Reg(Rd)} = \text{Reg(Rs1)} + \text{Reg(Rs2)}$	0001	-
3	SUB	$\text{Reg(Rd)} = \text{Reg(Rs1)} - \text{Reg(Rs2)}$	0010	-
I-Type				
4	ADDI	$\text{Reg(Rd)} = \text{Reg(Rs1)} + \text{Imm}$	0011	-
5	ANDI	$\text{Reg(Rd)} = \text{Reg(Rs1)} \& \text{Imm}$	0100	-
6	LW	$\text{Reg(Rd)} = \text{Mem}(\text{Reg(Rs1)} + \text{Imm})$	0101	-
7	LBU	$\text{Reg(Rd)} = \text{Mem}(\text{Reg(Rs1)} + \text{Imm})$	0110	0
8	LBS	$\text{Reg(Rd)} = \text{Mem}(\text{Reg(Rs1)} + \text{Imm})$	0110	1
9	SW	$\text{Mem}(\text{Reg(Rs1)} + \text{Imm}) = \text{Reg(Rd)}$	0111	-
10	BGT	if ($\text{Reg(Rd)} > \text{Reg(Rs1)}$) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1000	0
11	BGTZ	if ($\text{Reg(Rd)} > \text{Reg(0)}$) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1000	1
12	BLT	if ($\text{Reg(Rd)} < \text{Reg(Rs1)}$) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1001	0
13	BLTZ	if ($\text{Reg(Rd)} < \text{Reg(R0)}$) Next PC = PC + sign_extended (Imm)	1001	1

		else PC = PC + 2		
14	BEQ	if (Reg(Rd) == Reg(Rs1)) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1010	0
15	BEQZ	if (Reg(Rd) == Reg(R0)) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1010	1
16	BNE	if (Reg(Rd) != Reg(Rs1)) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1011	0
17	BNEZ	if (Reg(Rd) != Reg(Rs1)) Next PC = PC + sign_extended (Imm) else PC = PC + 2	1011	1
J-Type				
18	JMP	Next PC = {PC[15:10], Immediate}	1100	-
19	CALL	Next PC = {PC[15:10], Immediate} PC + 2 is saved on r7	1101	-
20	RET	Next PC = r7	1110	-
S-Type				
21	Sv	M[rs] = imm	1111	-

Table 1: Instructions Table

Components

2.1 Memory

In the context of a multicycle Datapath, memory is divided into two essential components: Instruction Memory and Data Memory.

2.1.1 Instruction Memory

The Instruction Memory is designed to store and fetch the 16-bit instructions needed by the processor. It works in sync with the clock signal, using a 16-bit Program Counter (PC) address to fetch instructions. Preloaded with a variety of instructions, including R-Type, I-Type, J-Type, and S-Type operations, it uses parameterized opcodes for efficient access and execution.




Figure 6: Instruction Memory Component

During the instruction fetch phase, the Instruction Memory provides the necessary instructions based on the PC. This separation from data operations ensures an optimized instruction execution process. The setup guarantees reliable and prompt retrieval of instructions, perfectly synchronized with the processor's clock cycles, highlighting the critical role of memory in efficient processing.

2.1.1 Data Memory

It is Essential for storing and accessing the data needed for the processor's operations. It is accessed during the memory access stage of the multicycle execution process, allowing the processor to read or write data based on specific instructions. This memory holds the operands for various calculations and stores the results generated by the processor. The key inputs, outputs and control units affecting Data Memory include:

- **Address:** Specifies the memory location to read from or write to.
- **Data_in:** The data to be written into the memory at the specified address.
- **Data_out:** The data read from the memory at the specified address.
- **Memory_Write:** A control signal that enables writing data to memory.
- **Memory_Read:** A control signal that enables reading data from memory.

These inputs and control signals ensure that the Data Memory can be accurately and efficiently accessed during the appropriate stage of the instruction cycle, facilitating smooth and effective data handling within the processor.




Figure 7: Data Memory Component

2.2 Register File

It is an essential component responsible for providing quick access to a set of general-purpose registers. The processor features 8 16-bit registers (R0 to R7), where R0 is hardwired to zero. These registers are used to store temporary data that the processor needs for various operations. The register file includes the following key elements:

- **Inputs:**
 - **Write_data:** The data to be written into a specified register.
 - **rs1:** The address of the first source register.
 - **rs2:** The address of the second source register.
 - **rd:** The address of the destination register where data is to be written.
- **Outputs:**
 - **reg_data1:** Data read from the register.
 - **reg_data2:** Data read from the other wanted register.
- **Control Signals:**
 - **reg_write:** A control signal that enables writing data to the specified register.

The register file interacts with other components of the Datapath, such as the ALU and the data memory, to facilitate the execution of instructions. The appropriate registers are accessed to read the required operands or to store the results of computations. This interaction is governed by the control signals that ensure the correct registers are used and the necessary operations are performed efficiently.




Figure 8: Register File Component

2.3 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) in the multicycle datapath is a pivotal component responsible for executing a wide range of arithmetic and logical operations. It operates under the control of the 'ALUOp' signal, which specifies the exact operation to perform, such as addition, subtraction, and bitwise operations (AND) in our case. The ALU interacts closely with the register file, fetching operands and storing results, and plays a crucial role in branch decisions by generating condition codes like 'Zero'.




Figure 9: ALU Component

Additionally, the 'ALUSrc' signal determines whether the second operand is sourced from a register or an exten. immediate value. This design not only optimizes resource utilization but also ensures that complex instructions are executed correctly over several cycles, enhancing the processor's flexibility and functionality.

2.4 Program counter (PC)

In the multicycle Datapath, the Program Counter (PC) is a special-purpose register that holds the address of the next instruction to be executed. The PC is crucial for instruction sequencing, ensuring that the processor fetches instructions in the correct order. During each cycle, the PC is updated to point to the next instruction, which could be sequential or determined by branch and jump instructions. The PC update mechanism includes adding a

constant value (typically 2, given the word size) to move to the next instruction or using a computed branch target address for control flow changes.




Figure 10: PC Component

2.5 Extender

In the our Datapath, the extender takes shorter bit-length immediate values from the instruction and extends them to match the processor's word size (16 bits). This is crucial for operations that involve immediate values, such as arithmetic operations with constants or addressing calculations. The extender can perform zero-extension or sign-extension, depending on the instruction type, ensuring that the immediate values are correctly interpreted and used in subsequent operations. This allows the processor to handle a variety of instruction formats and data types efficiently.




Figure 11: Ext Component

2.6 Control Unit

The control units, coloured in red in the Datapath, are responsible for generating the control signals that guide the operation of various components within the processor. These signals determine the actions of the ALU, memory, and registers during each cycle.

The main control unit interprets the opcode of the current instruction to produce signals such as 'ALUOp', 'RegWrite', 'MemRead', 'MemWrite', and 'PCSrc'. Additionally, there are specific control units for branching and returning from function calls, ensuring that the correct execution flow is maintained. These units coordinate closely to manage the transitions between different states of instruction execution, thereby maintaining precise control over the Datapath.




Figure 12: Multicycle Datapath Architecture

2.7 Clock Organiser

The clock organiser in the Datapath is essential for synchronizing processor operations, ensuring all components perform tasks in a coordinated manner within each cycle's timing constraints. It generates clock pulses that drive sequential logic elements like registers and memory. By regulating these pulses, the clock organiser ensures that instructions are executed correctly over multiple cycles, maintaining orderly data transfer and processing.

In our implementation, the clock organiser uses a finite state machine (FSM) to control the stages of instruction execution: Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (M), and Write Back (WB).




Figure 13: clk organizer Component

2.8 Multiplexer

2.8.1 Multiplexer 2to1

A 2-to-1 multiplexer selects one of two inputs to pass through to the output based on a single select signal. In our Datapath, a 2-to-1 MUX is used, for example, to select between the immediate value and the second register value as the second operand for the ALU. The select signal (ALUSrc) determines which input (register data or immediate) is forwarded to the ALU.




Figure 14: Mux2to1 Component

2.8.2 Multiplexer 4to1

A 4-to-1 multiplexer selects one of four inputs based on two select signals. This MUX is useful for more complex decisions, such as determining the source of the Program Counter (PC) update. For example, it can choose between the next sequential PC, a branch target address, a jump address, or a return address from a function call. This allows the processor to handle different types of control flow instructions efficiently. The select signals determine which of these inputs will be forwarded to the PC, ensuring the correct instruction is fetched next.




Figure 15:Mux4to1 Component

2.8.3 Multiplexer 3to1

A 3-to-1 multiplexer chooses one of three inputs to pass to the output based on two select signals. This type of MUX can be used to determine the source of data to write back to the register file. For example, it can select between the ALU results, data read from memory, or an immediate value. By using the appropriate select signals, the processor ensures that the correct data is written back to the registers, supporting various instruction types and enhancing the flexibility of the Datapath.




Figure 16:Mux3to1 Component

2.9 Concatenation

It involves joining multiple binary values into a single value. This technique is used, for example, in forming the target address for jump instructions. By concatenating a portion of the PC with the offset specified in the instruction, the processor can generate a full address for the jump.




Figure 17: Concatenation Component

2.10 Adder

The adder is a fundamental component used for performing arithmetic addition. In the Datapath, an adder is used to increment the PC by a fixed value (2) to point to the next instruction.



Figure 18: Adder Component

Another adder is used to compute branch target addresses by adding the sign-extended immediate value to the current PC.




Figure 19: Two Input Adder Component

Design and Implementation

3.1. Full Data Path

The Multi-Cycle Processor with Memory's flawless integration of all of its parts and connections culminates in the fully connected Datapath. This thorough integration includes designs for the control signal as well as the data path. At first, in the initial stage that's it is the fetch stage, we have added the suitable components for it, such as the program counter "PC", as well as an incrementing adder to generate the next instruction address, that adder adds 2 to the value of the PC, also there is the instruction memory, to fetch and obtain the wanted instruction, its input is the value of the PC added to 2, and the output is the instruction, the next stage is the decode stage, that contains the register file component, its inputs are the outputs from the instruction memory, the register file outputs then are seamlessly forwarded to the ALU stage or as its called the execution stage, where we perform the different operations such as and, add or others , each operations has its own opcode. The resulting data from the execution stage goes to the memory stage, where we read data from it, or write data to the memory by its address. The final stage is the write back data stage, where we store the needed data to the register file in the destination register. The figure below shows our Datapath, with all control units, components needed to build it fully and correctly.




Figure 20: Full Datapath Diagram

3.2. System's Control Signals

3.2.1. Signals Outputs Meanings

In our system, we have sixteen control signals, each one of them has its own meaning and purpose, those are determined by factors such as the instruction type, instruction function and others.

The below signals table are shown with their respective meanings

Table 2:Description of Signals and Effects

Signal	Effect when "0"	Effect when "1"	Effect when "2"	Effect when "3"
PCSrc	The next pc=pc+2	The next PC = {PC[15:10], Immediate}	The next PC = PC + sign_extended (Imm)	The next pc=R7
AluOp	The operation is AND	The operation is ADD	The operation is SUB	-----
ExtOp	Zero immediate extension	Sign immediate extension	-----	-----
RegS	Input to mux call control=Rs2	Unput to mux call control= Rd	-----	-----
AluSrc	Input to Alu=BusB	Input to Alu=result of the extender	-----	-----
MemRead	Data memory is not read	Data memory is read	-----	-----
MemWrite	Data memory is not written	Data memory is written	-----	-----
RegWrite	Destination register Rd is not written	Destination register Rd is written	-----	-----
SVcontrol	Input to address memory=ALU result	Input to address memory=BusA	-----	-----
RETcontrol	Input to Rs1=Rs1	Input to Rs1=3'b111	-----	-----
RETcontrol2	Input to muxBranchR0=BusA	Input to muxPCSrc=BusA	-----	-----
CALLcontrol	Input to Rd= Rs2 rd	Input to Rd=3'b111	-----	-----
ExtSel	Input to the Extender=Imm5	Input to the Extender=Imm8	-----	-----
BranchR0	Input to ALU=BusA	Unput to ALU=16'h0	-----	-----
WBdata	Write back data to register=ALU result	Write back data to register= Data out from memory	Write back data to register= PC+2	-----
Rdata	Data into memory = pc+2	Data into memory = BusB	Data into memory= immediate	-----

3.2.2. Main Control Unit

The values of all the control signals for each instruction are shown in the table below; some of the signals are denoted with a 'x' to indicate that their exact value is not critical to the functioning of the instruction or has little effect.

OP	RegS	RegW	ExtOp	AluSrc	MemR	MemW	SVcontrol	RETcontrol	RET control2	CALL control	EXT Sel
AND	1=Rd	1	X	0	0	0	0	0	0	0	X
ADD	1=Rd	1	X	0	0	0	0	0	0	0	X
SUB	1=Rd	1	X	0	0	0	0	0	0	0	X
ADDI	0	1	0	1	0	0	0	0	0	0	0=Imm5
ANDI	0	1	1	1	0	0	0	0	0	0	0=Imm5
LW	0	1	1	1	1	0	0	0	0	0	0=Imm5
LBU	0	1	1	1	1	0	0	0	0	0	0=Imm5
LBS	0	1	1	1	1	0	0	0	0	0	0=Imm5
SW	0	0	1	1	0	1	0	0	0	0	0
BGT	0	0	1	0	0	0	0	0	0	0	0
BGTZ	0	0	1	0	0	0	0	0	0	0	0
BLT	0	0	1	0	0	0	0	0	0	0	0
BLTZ	0	0	1	0	0	0	0	0	0	0	0
BEQ	0	0	1	0	0	0	0	0	0	0	0
BEQZ	0	0	1	0	0	0	0	0	0	0	0
BNE	0	0	1	0	0	0	0	0	0	0	0
BNEZ	0	0	1	0	0	0	0	0	0	0	0
JMP	0	0	0	0	0	0	0	0	0	0	0
CALL	0		0	0	0	0	0	0	0	1	0
RET	0	0	0	0	0	0	0	1	1	0	0
SV	0	0	1	0	0	0	1	0	0	0	1

Table 3: Main Control Unit Signals

OP	BranchR0	WBdata	Rdata
AND	0	00	00
ADD	0	00	00
SUB	0	00	00
ADDI	0	00	00
ANDI	0	00	00
LW	0	01	00
LBU	0	01	00
LBs	0	01	00
SW	0	xx	01
BGT	0	xx	00
BGTZ	1	xx	00
BLT	0	xx	00
BLTZ	1	xx	00
BEQ	0	xx	00
BEQZ	1	xx	00
BNE	0	xx	00
BNEZ	1	xx	00
JMP	0	xx	00
CALL	0	2	00
RET	0	xx	00
SV	0	xx	10

Table 4: Main Control Unit Signals Cont.

Each signal is assigned a Boolean value based on its corresponding Boolean expression, determined by instruction type, function.

- RegWrite= ADD || AND || SUB || ADDI || ANDI || LW || LBU || LBs || CALL;
- RegS= AND || ADD || SUB;
- ExtOp= SW || LW || ADDI || BEQ || BNEZ || BGT || BLT || BGTZ || BLTZ || ANDI || LBU || LBs || BEQZ || BNE || Sv;
- ALUSrc= ADDI || ANDI || LW || SW || LBU || LBs;
- MemRead= LW || LBU || LBs;
- MemWrite= SW;
- RETcontrol= RET;
- RETcontrol2= RET;
- CALLcontrol=CALL;
- ExtSel= Sv;
- BranchR0= BGTZ || BLTZ || BEQZ || BNEZ ;
- SvControl = Sv;

3.2.3. ALU Control Unit

The value of the "ALUOp" signal determines its consequences. The AND operation is carried out by the ALU when it is '0'. It starts the ADD process when set to '1'. It tells the ALU to carry out the SUB operation when it is set to "2". On the other hand, when the value is '3', it remains inactive or undefined in this context because no impact is indicated.

OP	AluOp	2-bit coding in alu
AND	AND	00
ADD	ADD	01
SUB	SUB	10
ADDI	ADD	01
ANDI	AND	00
LW	ADD	01
LBu	ADD	01
LBs	ADD	01
SW	ADD	01
BGT	SUB	10
BGTZ	SUB	10
BLT	SUB	10
BLTZ	SUB	10
BEQ	SUB	10
BEQZ	SUB	10
BNE	SUB	10
BNEZ	SUB	10
JMP	X	x
CALL	X	x
RET	X	x
SV	x	x

Table 5: Opcode and AluOp

3.2.4. PC Control Unit

The "PCSrc" signal dictates the program counter's (PC) behavior: '0' increments PC by 2, '1' combines bits 15 to 12 with Immediate12, '2' increments PC by sign-extended Imm5, and '3' sets PC to the same value in register 7 for the RET instruction.

OP	Zero flag	Sign flag	PCSrc
AND	X	X	00
ADD	X	X	00
SUB	X	X	00
ADDI	X	X	00
ANDI	X	X	00
LW	X	X	00
LBu	X	X	00
LBs	X	X	00
SW & SV	X	X	00
BGT &BGTZ	X	0	00
BGT &BGTZ	1	X	00
BGT &BGTZ	0	1	10
BLT & BLTZ	X	1	00
BLT & BLTZ	1	x	00
BLT & BLTZ	0	0	10
BEQ & BEQZ	0	x	00
BEQ & BEQZ	1	x	10
BNE & BNEZ	1	x	00
BNE & BNEZ	0	x	10
JMP & CALL	X	x	01
RET	x	x	11

Table 6: PC Control Unit Signals

3.3 State Machine Diagram

In multi cycle processing, we use the state machine diagram to determine for each instruction what its next stage, either its IF,ID,Ex,Mem or WB. Having the state machine make it easily to understand the concept of the multi cycle processing , because we need to know for each instruction when it ends and what its last stage so the next instruction can fetch after it. The below figure is our state machine for this project.




Table 7: State Machine Table

Current Stage	State Code	Next Stage	Next Stage Code	Instruction Cases
Instruction Fetch	000	Instruction Decode	001	Always
Instruction Decode	001	Execute	010	R-type,I-type
		Instruction Fetch	000	JMP, RET
		Memory	011	SV
		Register Write	100	CALL
Execute	010	Register Write	100	R-type, ANDI,ADDI
		Memory	011	LW,LBU,LBS,SW
		Instruction Fetch	000	BGT,BGTZ,BLT,BLTZ,BEQ,BEQZ,BNE,BNEZ
Memory	011	Register Write	100	LW,LBU,LBS
		Instruction fetch	000	SW
Write Back	100	Instruction Fetch	000	Always

Testing and Validation

Overview

Testbenches provided a crucial platform for designers to evaluate modules in a controlled setting before incorporating them into larger systems, ensuring the modules functioned correctly. Understanding the module's requirements, input and output signals, and the conditions under which it was meant to operate was key to constructing effective Testbenches. By simulating various scenarios and stimuli, designers were able to verify that their modules performed as expected and identify and address errors early in the design phase. Thus, Testbenches played an essential role in validating the precision and reliability of Verilog designs. Test environments were created for each module to simulate a selection of possible scenarios.

4.1 Instruction Memory

This module represents an instruction memory, which stores instructions for a processor. It uses a clock signal and an address input to output the corresponding instruction.

```
1 module InstructionMemory(  
2     input wire clk,  
3     input [15:0] address,  
4     output reg [15:0] instruction  
5 );  
6  
7 reg [15:0] MemoryInst [0:1023]; // Adjust the size to 1024 (0 to 1023) to fit 16-bit address  
8  
9 // Define Register Names (R0 to R7)  
10 parameter R0 = 3'b000, R1 = 3'b001, R2 = 3'b010, R3 = 3'b011,  
11            R4 = 3'b100, R5 = 3'b101, R6 = 3'b110, R7 = 3'b111;  
12  
13 // R-Type Instructions Opcode Values  
14 parameter AND = 4'b0000, ADD = 4'b0001, SUB = 4'b0010;  
15  
16 // I-Type Instructions Opcode Values  
17 parameter ADDI = 4'b0011, ANDI = 4'b0100, LW = 4'b0101,  
18            LBU = 4'b0110, LBS = 4'b0110, BGTZ = 4'b1000,  
19            BGT = 4'b1000, BLT = 4'b1001, BLTZ = 4'b1001, SW = 4'b0111,  
20            BEQ = 4'b1010, BEQZ = 4'b1010, BNEZ = 4'b1011, BNE = 4'b1011;  
21  
22 // J-Type Instructions Opcode Values  
23 parameter JMP = 4'b1100, CALL = 4'b1101, RET = 4'b1110;  
24  
25 // S-Type Instructions Opcode Values  
26 parameter Sv = 4'b1111;  
27  
28 // Initialize the instruction memory with a specific instruction  
29 initial begin  
30     // R Type  
31     MemoryInst[0] = {AND, R1/*rd*/, R2 /*rs1*/, R3 /*rs2*/, 3'b000}; // AND R1(Rd), R2(Rs1), R3(Rs2)  
32     MemoryInst[1] = {ADD, R1, R2, R3, 3'b000}; // ADD  
33     MemoryInst[2] = {SUB, R1, R6, R5, 3'b000}; // SUB  
34  
35     // I Type  
36     MemoryInst[3] = {ADDI, 1'b0, R1, R2, 5'b000001}; // ADDI R1(Rd), R2(Rs1)  
37     MemoryInst[4] = {ANDI, 1'b0, R1, R2, 5'b00011};  
38     MemoryInst[5] = {LW, 1'b0, R1, R2, 5'b00010};  
39     MemoryInst[6] = {LBU, 1'b0, R1, R2, 5'b10000};  
40     MemoryInst[7] = {LBS, 1'b1, R1, R2, 5'b00001};  
41     MemoryInst[8] = {SW, 1'b0, R6, R2, 5'b00001};  
42     MemoryInst[9] = {BGT, 1'b0, R4, R2, 5'b00001}; // R1 keeps being 0000  
43     MemoryInst[10] = {BGTZ, 1'b1, R2, R5, 5'b00011};  
44     MemoryInst[11] = {BLT, 1'b0, R5, R2, 5'b01110};  
45     MemoryInst[12] = {BLTZ, 1'b1, R3, R2, 5'b01010};  
46     MemoryInst[13] = {BEQ, 1'b0, R1, R2, 5'b01100};  
47     MemoryInst[14] = {BEQZ, 1'b1, R1, R2, 5'b00111};  
48
```

```

48     MemoryInst[14] = {BEQZ,1'b1, R1, R2, 5'b00111};
49     MemoryInst[15] = {BNE,1'b0, R1, R2, 5'b10101};
50     MemoryInst[16] = {BNEZ,1'b1, R1, R2, 5'b00001};
51     ////////////// J Type //////////////
52     MemoryInst[17] = {JMP, 12'b000000000001};
53     MemoryInst[18] = {CALL,12'b101100101010};
54     MemoryInst[19] = {RET, 12'b000000000000};
55
56     ////////////// S Type //////////////
57
58     MemoryInst[20] = {Sv, R1, 9'b10101101};
59
60 end
61
62 // Read instruction from memory
63 always @(posedge clk) begin
64     instruction <= MemoryInst[address];
65 end
66
67 endmodule

```

The testbench validates the Instruction Memory module's ability to output the correct instruction based on the given address. By simulating different address inputs and observing the corresponding instruction outputs, the testbench confirms that the module reliably retrieves the correct instruction for each address, a critical operation for instruction execution




Figure 22: Instruction Memory Testbench

4.2 Data Memory

```

1 module Memory (
2     input wire clk,           // Clock signal
3     input wire [15:0] addr,   // Memory address
4     input wire mem_write,     // Memory write enable
5     input wire mem_read,     // Memory read enable
6     input wire [15:0] data_in, // Data to be written to memory
7     output reg [15:0] data_out // Data read from memory
8 );
9
10 // Memory array (256 words, each 16 bits, total 512 bytes)
11 reg [15:0] memory[0:65535]; // 64K memory locations
12
13 // Initialize memory with some values
14 initial begin
15     memory[0] = 16'h0001;
16     memory[1] = 16'h0002;
17     memory[2] = 16'h0003;
18     memory[3] = 16'h0004;
19     memory[4] = 16'h0005;
20     memory[5] = 16'h0006;
21     memory[6] = 16'h0007;
22     memory[7] = 16'h0008;
23     memory[8] = 16'h0009;
24     memory[9] = 16'h0010;
25     memory[10] = 16'h0011;
26     memory[12] = 16'h0011;
27     memory[16'hFFF6] = 16'ha2c4;
28     memory[16'h000e] = 16'haaaa;
29     // Add more initial values as needed
30 end
31
32 always @(posedge clk) begin
33     if (mem_write) begin
34         memory[addr] <= data_in; // Write data to memory (word-aligned)
35     end
36     if (mem_read) begin
37         data_out <= memory[addr]; // Read data from memory (word-aligned)
38     end
39 end
40
41 endmodule
42

```

The Data Memory module's testbench assesses its capability to handle read and write operations with respect to the given address, data input, and control signals. It tests various scenarios, including writing to and reading from different memory addresses, to ensure that the module correctly manages data storage and retrieval.



Figure 23: Data Memory Testbench

4.3 Register File

This module simulates a register file in a CPU, with read and write functionalities. It has two separate clock signals for reading and writing, input registers for read, write and buses for data transfer

```

1 module RegisterFile (
2     input clk1, clk2,           // Clock input
3     input [2:0] rs1, rs2, rd, // Read and write registers
4     input [15:0] write_data, // Data to be written BusW
5     input reg_write,           // Write enable
6     output reg [15:0] reg_data1, // Output data for rs1 Bus1
7     output reg [15:0] reg_data2 // Output data for rs2 Bus2
8 );
9     reg [15:0] registers [7:0]; // 8 registers, each 16 bits wide
10
11
12
13 initial begin
14     registers[0] = 16'h0000;
15     registers[1] = 16'h0007;
16     registers[2] = 16'h0001;
17     registers[3] = 16'h0004;
18     registers[4] = 16'h0002;
19     registers[5] = 16'h0003;
20     registers[6] = 16'h0008;
21     registers[7] = 16'h0006;
22 end
23
24 // Read ports
25 always @(posedge clk1) begin //check for later
26     reg_data1 = (rs1 != 3'b000) ? registers[rs1] : 16'b0;
27     reg_data2 = (rs2 != 3'b000) ? registers[rs2] : 16'b0;
28 end
29
30 // Write port
31 always @(posedge clk2) begin
32     if (reg_write && (rd != 3'b000)) begin
33         registers[rd] <= write_data;
34     end
35 end
36
37 endmodule
38

```

The testbench for the Registers File module ensures that the module accurately reads from and writes to the specified registers. It checks the module's ability to output the correct data from given register addresses and to update registers with provided data. This testbench is essential for verifying the register file's role in storing and providing CPU data.




Figure 24: Register File Testbench

4.4 Arithmetic Logic Unit (ALU)

Performs arithmetic (addition, subtraction) and logical (AND) operations based on a 2-bit opcode. The ALU is the core of computational operations in a processor.

```

1  module ALU(
2      input clk,
3      input [15:0] A, B,          // 16-bit inputs
4      input [1:0] Op,            // 4-bit operation code
5      output reg [15:0] Result,  // 16-bit result
6      output reg Zero, Sign     // Zero and Sign flags
7  );
8
9      // Define operation codes
10     parameter AND_OP = 2'b00,
11               ADD_OP = 2'b01,
12               SUB_OP = 2'b10;
13
14
15     // Perform the operation based on the operation code
16     always @(posedge clk) begin
17         case (Op)
18             AND_OP: Result = A & B;
19             ADD_OP: Result = A + B;
20             SUB_OP: Result = A - B;
21
22             default: Result = 16'b0;
23         endcase
24         Zero = (Result == 16'b0) ? 1'b1 : 1'b0;
25         Sign = Result[15];
26     end
27 endmodule
28

```

ALU_tb runs several scenarios, testing each operation (ADD, SUB, AND) and the correct setting of Zero and Sign flags, ensuring the ALU responds correctly to different inputs and operations




Figure 25: ALU Testbench

4.5 Control Unit

```

1  `include "opcodes.vh"
2
3  module control_unit (
4      input m,
5      input [3:0] Op,
6      input zeroF, signF,
7      output reg ExtOp, RegS, ALUSrc, MemRead, MemWrite, RegWrite, SvControl, RETcontrol, CALLcontrol, RETcontrol2, ExtSel, BranchR0,
8      output reg [1:0] ALUOp,
9      output reg [1:0] PCSrc, WBdata, Rdata
10 );
11
12 // R-type
13 reg ADD, AND, SUB;
14 // I-type
15 reg ADDI, ANDI, LW, LBU, LBS, BGTZ, BGT, BLT, BLTZ, SW, BEQ, BEQZ, BNEZ, BNE;
16 // J-type
17 reg JMP, CALL, RET;
18 // S-type
19 reg Sv;
20
21 always @* begin
22     // Default values
23     ALUSrc = 0;
24     MemRead = 0;
25     MemWrite = 0;
26     RegWrite = 0;
27     PCSrc = 2'b00;
28     ALUOp = 2'b00;
29     RETcontrol = 0;
30     RETcontrol2 = 0;
31     CALLcontrol = 0;
32     Rdata = 2'b00;
33     ExtSel = 0;
34     ExtOp = 0;
35     BranchR0 = 0;
36
37     ADD = 0; AND = 0; SUB = 0; ADDI = 0; ANDI = 0; LW = 0; LBU = 0; LBS = 0; BGTZ = 0; BGT = 0; BLT = 0; BLTZ = 0; SW = 0;
38     BEQ = 0; BEQZ = 0; BNEZ = 0; BNE = 0; JMP = 0; CALL = 0; RET = 0; Sv = 0;
39
40     case (Op)
41         4'b0000: AND = 1;
42         4'b0001: ADD = 1;
43         4'b0010: SUB = 1;
44         4'b0011: ADDI = 1;
45         4'b0100: ANDI = 1;
46         4'b0101: LW = 1;
47         4'b0110: begin
48             if (m == 0)
49                 LBU = 1;
50             else
51                 LBS = 1;
52         end
53     end
54 end

```

```

53     4'b0111: SW = 1;
54     4'b1000: begin
55         if (m == 0)begin
56             BGT = 1;
57             BGTZ=0;
58         end
59         else begin
60             BGTZ = 1;
61             BGT=0;
62         end
63     end
64     4'b1001: begin
65         if (m == 0)
66             BLT = 1;
67         else
68             BLTZ = 1;
69     end
70     4'b1010: begin
71         if (m == 0)
72             BEQ = 1;
73         else
74             BEQZ = 1;
75     end
76     4'b1011: begin
77         if (m == 0)
78             BNE = 1;
79         else
80             BNEZ = 1;
81     end
82     4'b1100: JMP = 1;
83     4'b1101: CALL = 1;
84     4'b1110: RET = 1;
85     4'b1111: Sv = 1;
86
87 endcase
88
89 RegWrite= ADD || AND || SUB || ADDI || ANDI || LW || LBU || LBS || CALL;
90 RegS= AND || ADD || SUB;
91 ExtOp= SW || LW || ADDI || BEQ || BNEZ || BGT || BLT || BGTZ || BLTZ || ANDI || LBU || LBS || BEQZ || BNE || Sv;
92 ALUSrc= ADDI || ANDI || LW || SW || LBU || LBS;
93 //Rdata= SW;
94 MemRead= LW || LBU || LBS;
95 MemWrite= SW;
96 RETcontrol= RET;
97 RETcontrol2= RET;
98 CALLcontrol=CALL;
99 ExtSel= Sv;
100 BranchR0= BGTZ || BLTZ || BEQZ || BNEZ ;
101 SvControl = Sv;

101 SvControl = Sv;
102
103 if ( ADD || ADDI || LW || LBU || LBS || SW ) begin
104     ALUOp = 2'b01 ; // Assign ALUOp to 01
105 end else if ( SUB || BGTZ || BLTZ || BEQZ || BNEZ || BGT || BLT || BEQ || BNE ) begin
106     ALUOp = 2'b10 ; // Assign ALUOp to 10
107 end
108 else
109     begin
110         ALUOp= 2'b00;
111     end
112
113 ///////////////////////////////////////////////////
114 case ( Op )
115 // CALL
116 4'b1101:begin
117     WBdata = 2'b10 ;
118 end
119
120 // LW
121 4'b0101:begin
122     WBdata = 2'b01 ;
123 end
124
125 // LBU
126 4'b0110:begin
127     WBdata = 2'b01 ;
128 end
129
130 // LBS
131 4'b0110:begin
132     WBdata = 2'b01 ;
133 end
134
135 // AND
136 4'b0000:begin
137     WBdata = 2'b00 ;
138 end
139
140 // ADD
141 4'b0001:begin
142     WBdata = 2'b00 ;
143 end
144
145 // SUB
146 4'b0010:begin
147     WBdata = 2'b00 ;
148 end
149

```

```

139     WBdata = 2'b00 ;
140 end
141
142 // ADD
143 4'b0001:begin
144     WBdata = 2'b00 ;
145 end
146
147 // SUB
148 4'b0010:begin
149     WBdata = 2'b00 ;
150 end
151
152 // ADDI
153 4'b0011:begin
154     WBdata = 2'b00 ;
155 end
156
157 // ANDI
158 4'b0100:begin
159     WBdata = 2'b00 ;
160 end
161     endcase
162     //////////////////////////////////////
163     case ( Op )
164     // BGT || BGTZ
165     4'b1000:
166         if ( (zerof == 0 && signif == 1)) begin
167             PCSrc = 2'b10 ;
168         end
169         else begin
170             PCSrc = 2'b00 ;
171         end
172
173     // BLT || BLTZ
174     4'b1001 :
175         if ( (zerof == 0 && signif == 0)) begin
176             PCSrc = 2'b10 ;
177         end
178         else begin
179             PCSrc = 2'b00 ;
180         end
181
182     // BEQ || BEQZ
183     4'b1010 :
184         if ( zerof == 1) begin
185             PCSrc = 2'b10 ;
186         end
187         else begin
188             PCSrc = 2'b00 ;
189         end
190
191     // BNE || BNEZ
192     4'b1011 :
193         if ( zerof == 0) begin
194             PCSrc = 2'b10 ;
195         end
196         else begin
197             PCSrc = 2'b00 ;
198         end
199
200     4'b1100 : PCSrc = 2'b01 ; // JMP
201     4'b1101 : PCSrc = 2'b01 ; // CALL
202     4'b1110 : PCSrc = 2'b11 ; // RET
203     default :
204         PCSrc = 2'b00 ;
205     endcase
206
207
208
209 case (Op)
210     4'b1111: Rdata = 2'b10; // Sv -> 2nd choice in the mux
211     4'b0111: Rdata = 2'b01; //SW
212     default: Rdata = 2'b00;
213 endcase
214 end
215 endmodule
216

```


This testbench verifies the Control Unit module's functionality in generating the correct control signals based on various operation codes. It tests a range of instructions to ensure that the control unit appropriately sets the control signals for each type of operation, confirming its critical role in directing the processor's actions.




Figure 26: Control Unit Testbench

4.6 Clock Organizer

This module is responsible for organizing the clock signals for different stages of the processor's operation, such as instruction fetch, decode, execute, memory access, and write-back

```

1 module Clock_organizer(
2     input clock,
3     input [3:0] Op,
4     output reg IF, ID, MEM, EX, WB, IFF
5 );
6
7 // Opcode Parameters
8 parameter AND = 4'b0000, ADD = 4'b0001, SUB = 4'b0010;
9 parameter ADDI = 4'b0011, ANDI = 4'b0100, LW = 4'b0101,
10    LBU = 4'b0110, LBS = 4'b0111, BGTZ = 4'b1000,
11    BGT = 4'b1001, BLT = 4'b1010, BLTZ = 4'b1011, SW = 4'b0111,
12    BEQ = 4'b1100, BEQZ = 4'b1101, BNEZ = 4'b1110, BNE = 4'b1111;
13 parameter JMP = 4'b1100, CALL = 4'b1101, RET = 4'b1110;
14 parameter Sv = 4'b1111;
15
16 // Internal State
17 reg [2:0] state;
18 reg en = 0;
19
20 // Initialization block
21 initial begin
22     state = 3'b000; // Initialize state
23     IF = 1; // Initialize all output signals
24     ID = 0;
25     MEM = 0;
26     EX = 0;
27     WB = 0;
28     IFF = 0;
29 end
30
31 // State Machine
32 always @(posedge clock) begin
33     case (state)
34         3'b000: begin
35             state <= 3'b001;
36             IF <= 0;
37             ID <= 1;
38             EX <= 0;
39             MEM <= 0;
40             WB <= 0;
41             IFF <= 0;
42         end
43
44         3'b001: begin

```

```

43
44
45     3'b001: begin
46         if (Op == JMP || Op == RET) begin
47             state <= 3'b000;
48             IFF <= 1;
49             #2 IF <= 1;
50             ID <= 0;
51             EX <= 0;
52             MEM <= 0;
53             WB <= 0;
54         end else if (Op == Sv) begin
55             state <= 3'b011;
56             IF <= 0;
57             ID <= 0;
58             EX <= 0;
59             MEM <= 1;
60             WB <= 0;
61         end
62         else if (Op == CALL) begin
63             state <= 3'b011;
64             IF <= 0;
65             ID <= 0;
66             EX <= 0;
67             MEM <= 0;
68             WB <= 1;
69         end
70         else begin
71             state <= 3'b010;
72             IF <= 0;
73             ID <= 0;
74             EX <= 1;
75             MEM <= 0;
76             WB <= 0;
77         end
78     end
79
80     3'b010: begin
81         if (Op == BNE || Op == BEQ || Op == BGT || Op == BLT || Op == BGTZ || Op == BLTZ || Op == BEQZ || Op == BNEZ || Op == Sv || Op == CALL) begin
82             state <= 3'b000;
83             IFF <= 1;
84             #2 IF <= 1;
85             ID <= 0;
86             EX <= 0;
87             MEM <= 0;

```

```

88             state <= 3'b000;
89             IFF <= 1;
90             #2 IF <= 1;
91             ID <= 0;
92             EX <= 0;
93             MEM <= 0;
94             WB <= 0;
95         end else if (Op == Lh || Op == LBu || Op == LBs || Op == Sh) begin
96             state <= 3'b011;
97             IF <= 0;
98             ID <= 0;
99             EX <= 0;
100             MEM <= 1;
101             WB <= 0;
102         end else begin
103             state <= 3'b100;
104             IF <= 0;
105             ID <= 0;
106             EX <= 0;
107             MEM <= 0;
108             WB <= 1;
109         end
110     end
111
112     3'b011: begin
113         if (Op == Lh || Op == LBu || Op == LBs) begin
114             state <= 3'b100;
115             IF <= 0;
116             ID <= 0;
117             EX <= 0;
118             MEM <= 0;
119             WB <= 1;
120         end else begin
121             state <= 3'b000;
122             IFF <= 1;
123             #2 IF <= 1;
124             ID <= 0;
125             EX <= 0;
126             MEM <= 0;
127             WB <= 0;
128         end
129     end
130
131     3'b100: begin
132         state <= 3'b000;
133         IFF <= 1;
134         #2 IF <= 1;
135         ID <= 0;
136         EX <= 0;
137         MEM <= 0;
138         WB <= 0;
139     end
140 endcase
141 end
142 endmodule

```

The Clock Organizer module’s testbench is focused on confirming the correct sequencing and timing of operations based on the operation codes. By simulating various instruction types, the testbench checks whether the module appropriately sets the clock signals for each stage of the instruction cycle, validating its role in synchronizing CPU operations.




Figure 27: Clock Organizer Testbench

4.7 Program Counter (PC)

The PC module is designed to store and update a 16-bit address, typically used in a processor to keep track of the address of the next instruction to execute

```
1 module pc(  
2     input wire [15:0] input_data,  
3     output wire [15:0] output_data  
4 );  
5  
6     reg [15:0] register = 16'b0;  
7  
8     always @(input_data) begin  
9         register <= input_data; // Load input data when it changes  
10    end  
11  
12    assign output_data = register;  
13  
14 endmodule  
15  
16 //-----  
17  
18 module PC_tb();  
19  
20     reg [15:0] input_data;  
21     wire [15:0] output_data;  
22  
23     PC pc (  
24         .input_data(input_data),  
25         .output_data(output_data)  
26     );  
27  
28     initial begin  
29         input_data = 16'h1234; // Initial input value  
30         $display("Initial output_data = %h", output_data); // Display initial value  
31         #10;  
32         input_data = 16'hABCD;  
33         #10;  
34         input_data = 16'h8000;  
35         #10;  
36         $finish;  
37     end  
38  
39     // Monitor to display output_data  
40     always @(output_data) begin  
41         $display("output_data = %h", output_data);  
42     end  
43  
44 endmodule
```

the testbench for the Program Counter (PC) module checks the module’s ability to store and update its internal register based on the input data. It sequentially inputs different 16-bit values and verifies if the output matches the input after a clock cycle. This ensures that the PC correctly updates its value to point to the next instruction in a sequence



Figure 28: PC Testbench

4.8 Multiplexer 4x1


This module selects one of four 16-bit inputs based on a 2-bit select signal. It's more versatile for larger data selections.

```

3  module MUX4to1 (
4      input wire [1:0] sel,
5      input wire [15:0] in0, // First 16-bit input
6      input wire [15:0] in1, // Second 16-bit input
7      input wire [15:0] in2, // Third 16-bit input
8      input wire [15:0] in3, // Fourth 16-bit input
9      output reg [15:0] out // 16-bit output
10 );
11
12     always @(*) begin
13         case (sel)
14             2'b00: out = in0;
15             2'b01: out = in1;
16             2'b10: out = in2;
17             2'b11: out = in3;
18             default: out = 16'b0;
19         endcase
20     end
21 endmodule
22

```

Mux4x1_tb tests all possible select signal combinations to ensure the correct input is selected each time.



4.9 Multiplexer 2x1

This module selects one of two 16-bit inputs based on a single-bit select signal. Multiplexers are fundamental in digital circuits for routing signals.

```

1  //Mux 2*1
2  module MUX2to1 (
3      input wire sel, // Select signal
4      input wire [15:0] in0, // First 16-bit input
5      input wire [15:0] in1, // Second 16-bit input
6      output wire [15:0] out // 16-bit output
7  );
8
9      assign out = sel ? in1 : in0;
10
11 endmodule

```




Figure 29: Mux2x1 Testbench

4.10 Adder

```
1 module Adder(  
2     input [15:0] A, B,  
3     output [15:0] out  
4 );  
5     assign out = A + B; // Adds inputs A and B and assigns the result to out  
6 endmodule  
7  
8 //-----  
9
```

addition of different pairs of numbers, verifying the module correctly adds 16-bit values.

Signal name	Value	0,8	1,6	2,4	3,2	4	4,8	5,6	6,4	7,2	8	8,8
J1r A	0034	0000				0034						
J1r B	FF13	1234				FF13						
J1r out	FF47	1234				FF47						

Figure 30: Two Input Adder Testbench

4.11 Concatenation

This module takes two inputs, A (12 bits) and B (4 bits), and concatenates them to form a 16-bit output. It's used in systems where bits from different sources need to be combined into a single word

```
1 module Concatenator(  
2     input [11:0] A,  
3     input [3:0] B,  
4     output [15:0] out //  
5 );  
6     assign out = {B, A};  
7 endmodule  
8  
9 //-----  
10
```

The Concatenator_tb sets specific values to A and B, and initiates the simulation. It verifies that the concatenation of A and B produces the correct 32-bit output.

Signal name	Value	400	800	1200	1600	2000	2400	2800	3200	3600	4000	4400	4800
J1r A	0A2	0A2											
J1r B	3	3											
J1r out	30A2	30A2											

Figure 31: Concatenation Testbench

4.12 Complete Processor

In our data path we combined all the components together to work as multi-cycle processor, so we defined the important components such as control signals and wires to connect all components together sequentially, we started by the clock organizer to generate the stages for each instruction in our project and did the same for other components.

```
1 module datapath(input [3:0] Opc);
2   reg CLK;
3   reg [15:0] PCnext/*current pc */, PCnow, PCplus, PCplus4;
4   reg [15:0] IR, BTA,BTAA, JA; //outCon;
5   reg [2:0] Rs1, Rs2, Rd, RB,RB2,RB3,Rs,rs2;
6   reg m;
7   reg [4:0] Imm5;
8   reg [11:0] Imm12;
9   reg [11:0] Imm12S;
10  reg [8:0] Imm8;
11  reg [3:0] PCj,Opc;
12  reg [15:0] BusB, BusA, BusAA,BusBB, ExtImm, AluB, AluRes, Alu1,RETpc,AluA , MemAddre;
13  reg [15:0] Data in,Data out, WB;
14  reg clkIF, clkID, clkEX, clkMEM, clkWB, clkIFF;
15  reg ExtOp,RegS, ALUSrc, MemRead, MemWrite, RegWrite,SvControl/*IMPORTANT*/, RETcontrol, CALLcontrol, RETcontrol2, ExtSel,BranchR0;
16  reg [1:0] ALUOp, PCSrc, Rdata ,WBdata;
17  reg zero, sign;
18  parameter [2:0] r7_value = 3'b111;
19  parameter [15:0] r0_value = 16'h0000;
20
21  reg [15:0] PCnextt; //This is the value of the pc for the next instruction
22  wire [15:0] BusBt, BusAt;
23
24  assign Opc = IR[15:12];
25  assign PCj = PCnow[15:12];
26
27
28
29  always @(*) begin
30    case (Opc)
31      // R-type instructions
32      4'b0000, 4'b0001, 4'b0010: begin
33        Rd = IR[11:9];
34        Rs1 = IR[8:6];
35        Rs2 = IR[5:3];
36      end
37
38      // I-type instructions
39      4'b0011, 4'b0100, 4'b0101,4'b0111,
40      4'b1000, 4'b1001, 4'b1010, 4'b1011: begin
41        m = IR[11]; // Example assignment
42
43        Rd = IR[10:8];
44        Rs1 = IR[7:5];
45        Rs2 = IR[10:8];
46        Imm5 = IR[4:0];
47
48        $display("rs1= %h***", AluA);
49        // Additional assignments specific to I-type if needed
50      end
51
52      4'b0110: begin
53        m = IR[11]; // Example assignment
54
55        Rd = IR[10:8];
56        Rs1 = IR[7:5];
57        Rs2 = IR[10:8];
58        Imm5 = IR[4:0];
59
60        $display("rs1= %h***", Rs1);
61        // Additional assignments specific to I-type if needed
62      end
63    end
```

```

81 Clock_organizer clocorg(CLK, Op, clkIF, clkID, clkMEM, clkEX, clkWB,clkIFF);
82
83 pc get_pc(PCnext, PCnow);
84
85
86
87
88 InstructionMemory get_IR(clkIF, PCnext, IR);
89 Adder_2 adderPC(PCnow, PCplus);
90 ShiftLeftByOne shifter ( Imm12,Imm12S);
91 Concatenator cont(Imm12S, PCj, JA);
92
93 control_unit contuni(m,Op, zero, sign, ExtOp, RegS, ALUSrc, MemRead, MemWrite, RegWrite,SvControl,RETcontrol, CALLcontrol, RETcontrol2, ExtSel, Br
94
95
96
97 MUX2to1 muxRET1(RETcontrol, Rs1, r7_value, RB2 /* will go to rs1*/);
98
99 MUX2to1 muxReg(RegS, Rs2, Rd, RB);
100 MUX2to1 muxRET2(CALLcontrol, RB, r7_value, RB3 /*will go to rd*/);
101
146
147 Adder adderBTA(ExtImm, PCnow, BTA);
148
149 MUX2to1 muxALU(ALUSrc, BusB, ExtImm, AluB);
150 Demux1to2 demuxALU(RETcontrol2, BusA, Alu1, RETpc);
151
152 MUX2to1 muxALU2(BranchR0, Alu1, r0_value, AluA);
153
154 ALU alu1(clkEX,AluA, AluB, ALUOp, AluRes, zero, sign);
155 MUX4to1 mux4PC(PCSrc, PCplus, JA, BTA, RETpc, PCnextt/* real input for pc*/);
156
157 MUX2to1 SvMux(SvControl,AluRes ,BusA ,MemAddre ) ; //SvControl mux
158 Mux3to1 RdataMux(Rdata, PCplus, BusB, ExtImm,Data_in); //Rdata mux3to1
159
160 Memory datamem(clkMEM, MemAddre, MemWrite, MemRead, Data_in, Data_out);
161
162 Mux3to1 muxWB(WBdata, AluRes, Data_out, PCplus, WB);
163

```

Figure 32: data path code snippets

Test some instructions individually:

ADD:

IR	1EA0	1EA0	300 us
Rs1	2	2	
Rs2	4	4	
Rd	7	7	
BusA	0024	0024	
BusB	0002	0002	
AluRes	0026	0026	
WB	0026	0026	
ALUOp	1	1	
RegWrite	1		

This is the instruction:

```
MemoryInst[1] = {ADD, R7, R2, R4, 3'b000}; //ADD
```

And this is the data memory:

```

initial begin
    registers[0] = 16'h0000;
    registers[1] = 16'h0012;
    registers[2] = 16'h0024;
    registers[3] = 16'h0033;
    registers[4] = 16'h0002;
    registers[5] = 16'h0000;
    registers[6] = 16'h0008;
    registers[7] = 16'h0006;
end

```

The results obtained are correct for all R-Type instructions.

ANDI

clk	0	
IR	4143	4143
Op	4	4
Rs1	2	2
Rs2	1	1
Rd	1	1
BusA	xxxx	0024
Imm5	03	03
AluRes	xxxx	0000
ALUOp	0	0
WB	xxxx	0000
ExtOp	1	

This is the instruction:

```
MemoryInst[4] = {ANDI, 1'b0, R1, R2, 5'b00011};
```

The result obtained is correct.

BGT

IR	8441	8441	300 us
m	0		
Imm5	01	01	
Rs1	2	2	
Rd	4	4	
ExtImm	0001	0001	
PCnow	0009	0009	
PCnextt	000B	000B	

```
MemoryInst[9] = {BGT, 1'b0, R4, R2, 5'b00001};
```

The result obtained is correct it made the next PC value equal to PC=PC+ 2

BEQ

IR	A0AC	A0AC
m	0	
Rs1	5	5
Rs2	0	0
Imm5	0C	0C
ExtImm	000C	000C
ALUOp	2	2
AluRes	0000	0000
PCnow	000D	000D
PCnextt	0019	0019

```
MemoryInst[13] = {BEQ, 1'b0, R0, R5, 5'b01100};
```

The result obtained is correct it made the next PC value equal to $PC = PC + \text{sign_extended}(\text{Imm})$

All I-Type instructions worked correctly with no errors

RET:

IR	E001	E001
RETControl	1	
RETControl2	1	
RB2	7	7
PCnextt	xxxx	0006

```
MemoryInst[19] = {RET, 12'b0000000000001};
```

The result is correct, it made the next value of the PC equal to the value stored in R7

All J-type instructions work perfectly.

Sv:

IR	F806	F806
Op	F	F
SvControl	1	
Rs1	4	4
Imm8	006	006
Data_in	0006	0006
MemAddre	0002	0002

```
MemoryInst[20] = {Sv, R4, 9'b0000000110};
```

In this instruction we stored the immediate value in the memory address of Rs

Everything worked perfectly.

The whole System:

```
* run
* # KERNEL: Cycle: 1, PCnow: 0000, IR: 0770, RB2: 5, Rs2: 6, RB3: 3, BusA: 0000, BusB: 0008, AluRes: 0000, Data_out: xxxx, WB: 0000, RegWrite: 1, WBdata: 0, ALUSrc: 0, AluA: 0000, AluB: 0008, RETcontrol: 0, ExtImm: 0000, Rdata: 0, Data_out: xxxx, MemAddr: 0000, Data_in: 0002, m: x, MemWrite: 0, PCSrc: 0, PCnext: 0000, PCnextt: 0002, BranchR0: 0
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 2, PCnow: 0002, IR: 23a8, RB2: 6, Rs2: 5, RB3: 1, BusA: 0008, BusB: 0000, AluRes: 0008, Data_out: xxxx, WB: 0008, RegWrite: 1, WBdata: 0, ALUSrc: 0, AluA: 0008, AluB: 0000, RETcontrol: 0, ExtImm: 0000, Rdata: 0, Data_out: xxxx, MemAddr: 0008, Data_in: 0004, m: x, MemWrite: 0, PCSrc: 0, PCnext: 0002, PCnextt: 0004, BranchR0: 0
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 3, PCnow: 0004, IR: 4143, RB2: 2, Rs2: 1, RB3: 1, BusA: 0008, BusB: 0000, AluRes: 0008, Data_out: xxxx, WB: 0008, RegWrite: 1, WBdata: 0, ALUSrc: 1, AluA: 0008, AluB: 0003, RETcontrol: 0, ExtImm: 0003, Rdata: 0, Data_out: xxxx, MemAddr: 0008, Data_in: 0006, m: 0, MemWrite: 0, PCSrc: 0, PCnext: 0004, PCnextt: 0006, BranchR0: 0
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 4, PCnow: 0006, IR: 4143, RB2: 2, Rs2: 1, RB3: 1, BusA: 0024, BusB: 0008, AluRes: 0000, Data_out: xxxx, WB: 0000, RegWrite: 1, WBdata: 0, ALUSrc: 1, AluA: 0024, AluB: 0003, RETcontrol: 0, ExtImm: 0003, Rdata: 0, Data_out: xxxx, MemAddr: 0000, Data_in: 0008, m: 0, MemWrite: 0, PCSrc: 0, PCnext: 0006, PCnextt: 0008, BranchR0: 0
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 5, PCnow: 0008, IR: 7641, RB2: 2, Rs2: 6, RB3: 6, BusA: 0024, BusB: 0008, AluRes: 0025, Data_out: xxxx, WB: 0025, RegWrite: 0, WBdata: 0, ALUSrc: 1, AluA: 0024, AluB: 0001, RETcontrol: 0, ExtImm: 0001, Rdata: 1, Data_out: xxxx, MemAddr: 0025, Data_in: 0008, m: 0, MemWrite: 1, PCSrc: 0, PCnext: 0008, PCnextt: 000a, BranchR0: 0
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 6, PCnow: 000a, IR: 8aa3, RB2: 5, Rs2: 2, RB3: 2, BusA: 0024, BusB: 0008, AluRes: 0025, Data_out: xxxx, WB: 0025, RegWrite: 0, WBdata: 0, ALUSrc: 0, AluA: 0000, AluB: 0008, RETcontrol: 0, ExtImm: 0003, Rdata: 0, Data_out: xxxx, MemAddr: 0025, Data_in: 000c, m: 1, MemWrite: 0, PCSrc: 0, PCnext: 000a, PCnextt: 000c, BranchR0: 1
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 7, PCnow: 000c, IR: 9d4a, RB2: 2, Rs2: 5, RB3: 5, BusA: 0000, BusB: 0024, AluRes: ffdc, Data_out: xxxx, WB: ffdc, RegWrite: 0, WBdata: 0, ALUSrc: 0, AluA: 0000, AluB: 0024, RETcontrol: 0, ExtImm: 000a, Rdata: 0, Data_out: xxxx, MemAddr: ffdc, Data_in: 000e, m: 1, MemWrite: 0, PCSrc: 0, PCnext: 000c, PCnextt: 000e, BranchR0: 1
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 8, PCnow: 000e, IR: ab41, RB2: 2, Rs2: 3, RB3: 3, BusA: 0024, BusB: 0000, AluRes: 0000, Data_out: xxxx, WB: 0000, RegWrite: 0, WBdata: 0, ALUSrc: 0, AluA: 0000, AluB: 0000, RETcontrol: 0, ExtImm: 0001, Rdata: 0, Data_out: xxxx, MemAddr: 0000, Data_in: 0010, m: 1, MemWrite: 0, PCSrc: 2, PCnext: 000e, PCnextt: 000f, BranchR0: 1
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 9, PCnow: 000f, IR: ab41, RB2: 2, Rs2: 3, RB3: 3, BusA: 0024, BusB: 0000, AluRes: 0000, Data_out: xxxx, WB: 0000, RegWrite: 0, WBdata: 0, ALUSrc: 0, AluA: 0000, AluB: 0000, RETcontrol: 0, ExtImm: 0001, Rdata: 0, Data_out: xxxx, MemAddr: 0000, Data_in: 0011, m: 1, MemWrite: 0, PCSrc: 2, PCnext: 000f, PCnextt: 0010, BranchR0: 1
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 10, PCnow: 0010, IR: bc41, RB2: 2, Rs2: 4, RB3: 4, BusA: 0024, BusB: 0002, AluRes: fffe, Data_out: xxxx, WB: fffe, RegWrite: 0, WBdata: 0, ALUSrc: 0, AluA: 0000, AluB: 0002, RETcontrol: 0, ExtImm: 0001, Rdata: 0, Data_out: xxxx, MemAddr: fffe, Data_in: 0012, m: 1, MemWrite: 0, PCSrc: 2, PCnext: 0010, PCnextt: 0011, BranchR0: 1
* # KERNEL:
* # KERNEL:
* # KERNEL: Cycle: 11, PCnow: 0011, IR: c006, RB2: 2, Rs2: 4, RB3: 4, BusA: 0024, BusB: 0002, AluRes: fffe, Data_out: xxxx, WB: fffe, RegWrite: 0, WBdata: 0, ALUSrc: 0, AluA: 0024, AluB: 0002, RETcontrol: 0, ExtImm: 0000, Rdata: 0, Data_out: xxxx, MemAddr: fffe, Data_in: 0013, m: 1, MemWrite: 0, PCSrc: 1, PCnext: 0011, PCnextt: 000c, BranchR0: 0
```

These are the results we obtained from running the whole system (multi cycle processor) and the results are correct.

Teamwork

Our team adopted a collaborative approach to design and build various components of our project. We began by dividing the tasks for writing the main components' code of the Datapath (Register File, Data Memory, Instruction Memory, PC) and developing the test benches among ourselves. This joint effort laid a solid foundation for our work.

Initially, Haneen was responsible for the Register File, Multiplexer, and Adder. Rana handled the Instruction Memory and ALU, while Mays took charge of the Data Memory and Program Counter (PC). Subsequently, we gathered online daily for extended sessions to refine our designs and work on the Control Unit and Clock Organizer, as well as concatenation. We ensured that these critical components received our collective attention, adding multiplexers as needed to achieve the highest precision in our Datapath.

In the final stage, we interconnected all the parts, culminating in a design and final code that reflected our united efforts. Additionally, we distributed the creation of the project report: Mays was responsible for the Introduction and Components Description sections, Haneen handled the Design and Implementation part, and Rana took charge of the Testing and Validation section. Throughout the process, we exemplified shared responsibility and unity, maintaining a strong team spirit from start to finish.

Conclusion

The Multi-Cycle Processor architecture represents a significant advancement in processing efficiency and flexibility. By dividing complex instructions into multiple cycles, it optimizes hardware utilization and speeds up instruction execution.

In our implementation of the multicycle processor, we utilized a finite state machine (FSM) to control the different stages of instruction execution, including Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (M), and Write Back (WB). This approach allowed us to handle each stage sequentially, ensuring precise control over the execution flow. Key components such as the ALU, multiplexers, and the extender were effectively coordinated by the control unit to execute instructions correctly over multiple cycles. Through this project, we have gained a deeper understanding of the MIPS CPU, particularly in terms of module connectivity and testing.