

**Institute of Engineering & Management**  
**Department of Computer Science & Engineering**  
**Computer Architecture Laboratory for 2<sup>nd</sup> year 4<sup>th</sup> semester 2018**  
**Code: CS 493**

**Date:** 24/03/18

**WEEK-6**

**Assignment-1:** Implementation of 4:1 MUX and 2:1 MUX using Xilinx ISE.

**Objective:** To implement a 2:1 mux

**Software used:**

<u>Property Name</u>	<u>Value</u>
Device family	Spartan 3
Device	XC3S50
Package	PQ208
Speed	-5
Top-level source type	HDL
Synthesis Tool	XST(VHDL/Verilog)
Simulator	ISE Simulator
Preferred Language	VHDL

**Theory:**

- i. Make VHDL with required port specification.
- ii. Calculate the value c for both data flow and behavioral model using if and else statement with required condition.
- iii. Make test bench waveform and check for the given inputs.

**Truth Table:**

<u>S</u>	<u>B(0)</u>	<u>B(1)</u>	<u>Q</u>
0	1	1	1
0	0	1	1
0	1	0	0
1	1	1	1
1	0	1	0

**Data Flow Code:**


```
entity a1 is
  Port ( s : in  STD_LOGIC;
        b : in  STD_LOGIC_VECTOR(1 downto 0);
        c : out STD_LOGIC );
end a1;

architecture Behavioral of a1 is

begin
  c<= (s and b(1)) or ((not s) and b(0));
end Behavioral;
```

**Data Flow Model:**

**Output:**



**Objective:** To implement a 4:1 mux

**Software used:**

<u>Property Name</u>	<u>Value</u>
Device family	Spartan 3
Device	XC3S50
Package	PQ208
Speed	-5
Top-level source type	HDL
Synthesis Tool	XST(VHDL/Verilog)
Simulator	ISE Simulator
Preferred Language	VHDL

**Theory:**

- Make VHDL with required port specification.
- Calculate the value c for both data flow and behavioral model using if and else statement with required condition.
- Make test bench waveform and check for the given inputs.

**Truth Table:**

<u>S(0)</u>	<u>S(1)</u>	<u>B(3)</u>	<u>B(2)</u>	<u>B(1)</u>	<u>B(0)</u>	<u>Q</u>
0	0	0	1	1	0	0
0	1	1	0	1	1	1
0	0	1	0	0	0	0
1	1	1	1	0	0	1
1	1	1	0	0	1	1
1	0	1	1	1	0	1
1	0	0	0	1	0	0

**Data Flow Code:**

entity a1 is

Port ( s : in STD\_LOGIC\_VECTOR (1 downto 0);

b : in STD\_LOGIC\_VECTOR(3 downto 0);

c : out STD\_LOGIC );

end a1;

architecture Behavioral of a1 is

begin

c<= (s(1) and s(0) and b(3)) or (s(1) and (not s(0)) and b(3)) or ((not s(1)) and s(0) and b(1)) or ((not s(1)) and (not s(0)) and b(0));

end Behavioral;

**Case Code:**

entity a1 is

Port ( s : in STD\_LOGIC\_VECTOR (1 downto 0);

b : in STD\_LOGIC\_VECTOR(3 downto 0);

c : out STD\_LOGIC );

end a1;

architecture Behavioral of a1 is

begin

process(s,b)

begin

case s is

when "00"=> c<=b(0);

when "01"=> c<=b(1);

when "10"=> c<=b(2);

when "11"=> c<=b(3);

when others=> c<='X';

end case;

end process;

end Behavioral;

**Data Flow Model:**

**Output:**

