# Institute of Engineering & Management Department of Computer Science & Engineering Computer Architecture Laboratory for 2<sup>nd</sup> year 4<sup>th</sup> semester 2018 Code: CS 493

**Date:** 24/03/18

#### WEEK-6

Assignment-1: Implementation of 4:1 MUX and 2:1 MUX using Xilinx ISE.

**Objective:** To implement a 2:1 mux

#### **Software used:**

Property Name	<u>Value</u>				
Device family	Spartan 3				
Device	XC3S50				
Package	PQ208				
Speed	-5				
Top-level source type	HDL				
Synthesis Tool	XST(VHDL/Verilog)				
Simulator	ISE Simulator				
Preferred Language	VHDL				

## **Theory:**

- i. Make VHDL with required port specification.
- ii. Calculate the value c for both data flow and behavioral model using if and else statement with required condition.
- iii. Make test bench waveform and check for the given inputs.

#### **Truth Table:**

<u>S</u>	<u>B(0)</u>	<u>B(1)</u>	<u>O</u>
0	1	1	1
0	0	1	1
0	1	0	0
1	1	1	1
1	0	1	0

# **Data Flow Code:**

```
entity a1 is
```

Port ( s : in STD\_LOGIC;

b: in STD\_LOGIC\_VECTOR(1 downto 0);

c:out STD\_LOGIC);

end a1;

architecture Behavioral of a1 is

begin

 $c \le (s \text{ and } b(1)) \text{ or } ((\text{not } s) \text{ and } b(0));$ 

end Behavioral;

## **Data Flow Model:**

## **Output:**

Current Simulation Time: 1000 ns			245.8 ns					
		100 ns 150 ns 20	0 ns 250 ns	300 ns 350 ns	400 ns 4	450 ns 500	ns 550 ns 60	0 ns 650 ns
s [ارق	1							
<b>■ 8</b> 4 b[1:0]	1	0	χ 1	χ 2	X	3 X	0	X 1
₀∬ b[1]	0							
[0]d [1 <b>6</b>	1							
o I c	0			<del>-</del>				

#### **Objective:** To implement a 4:1 mux

#### **Software used:**

Property Name	<u>Value</u>
Device family	Spartan 3
Device	XC3S50
Package	PQ208
Speed	-5
Top-level source type	HDL
Synthesis Tool	XST(VHDL/Verilog)
Simulator	ISE Simulator
Preferred Language	VHDL

#### **Theory:**

- i. Make VHDL with required port specification.
- ii. Calculate the value c for both data flow and behavioral model using if and else statement with required condition.
- iii. Make test bench waveform and check for the given inputs.

# **Truth Table:**

<u>S(0)</u>	<u>S(1)</u>	<u>B(3)</u>	<u>B(2)</u>	<u>B(1)</u>	<u>B(0)</u>	<u>O</u>
0	0	0	1	1	0	0
0	1	1	0	1	1	1
0	0	1	0	0	0	0
1	1	1	1	0	0	1
1	1	1	0	0	1	1
1	0	1	1	1	0	1
1	0	0	0	1	0	0

# **Data Flow Code:**

```
entity a1 is
```

end a1;

architecture Behavioral of a1 is

#### begin

 $c \le (s(1) \text{ and } s(0) \text{ and } b(3)) \text{ or } (s(1) \text{ and } (\text{not } s(0)) \text{ and } b(3)) \text{ or } ((\text{not } s(1)) \text{ and } s(0) \text{ and } b(1)) \text{ or } ((\text{not } s(1)) \text{ and } (\text{not } s(0)) \text{ and } b(0));$ 

```
end Behavioral;
Case Code:
entity a1 is
  Port (s:in STD_LOGIC_VECTOR (1 downto 0);
      b: in STD_LOGIC_VECTOR(3 downto 0);
                     c:out STD_LOGIC);
end a1;
architecture Behavioral of a1 is
begin
process(s,b)
begin
case s is
when "00"=> c<=b(0);
when "01"=> c <= b(1);
when "10"=> c<=b(2);
when "11"=> c <= b(3);
when others=> c <= 'X';
end case;
end process;
end Behavioral;
```

# **Data Flow Model:**

# **Output:**

Current Simulation Time: 1000 ns		100 ns 150 ns	200 ns	250 ns	300 ns	350 ns	400 ns	450 ns	500 ns	550 ns	600 ns	650 n
■ <b>⑤</b> (s[1:0]	3	0	X	1	X	2	X	3	X	0	=	1
<b>o</b> ,∐ s[1]	1		200				18				3,08	
🎳 [ s[0]	1											
■ <b>6</b> /4 b[3:0]	8	0	X	1	X	2	X	7	X	12	X	5
<b>p</b> [] b[3]	1											
<b>b</b> [] b[2]	0										11/2	
[b[1] وَ	0								1			
<b>p</b> [] <b>p</b> [0]	0										ŕ	
o c	1								-			