

# Report

Regarding the code:

We created each of the three entities in 3 sperate .vhd files and the final top-level entity in a sperate .vhd file as well.

The purpose of the `clk_generator` was to divide the frequency inputted at 50MHz to 1Hz, therefore we created a counter that counts till half of that (25MHz) and then we flip the output clock value, if it's 0 it becomes 1 and vice versa.

The purpose of the `sixty_counter` is to count from 0 to 59 but on two led screens, so we counted in two separate digits (a left and a right). We started each digit at 0 then we would add 1 to the right digit every rising clock edge until it reaches 9, then we'd add 1 to the left digit and return the right to 0 and so on till we reach 59. Now since the output is to be expressed in `std_logic_vector`, we converted the signals in which we counted for each screen from integers to `std_logic_vector` of 4 bits as the maximum value (9) needs 4 bits to be represented.

We implemented the pause and reset values in the `sixty_counter` entity, therefore before we get to counting (no matter whether the clock is at '1' or '0'), we check the values of the reset and pause button/switch. If the pause is at '1' then we pause the counting by not incrementing either digits, and if the reset is at '0' (as we assigned it to a button where if not pushed then the value is '1') then we return both screens to 0.

The purpose of the `seven_seg_decoder` is to take a binary number and represent it on the led screen (in 7 bits). Now since the led screens on the FPGA are active low, we put the in the places where we wanted the screen to light up '0' and '1' everywhere else.

The purpose of the final top-level entity is to connect all the 3 entities together. We first have to convert the input 50MHz clock to 1Hz using the `clk_generator` and use the output 1Hz as the input to the `sixty_counter`. Then we decode each of the output binary numbers from the `sixty_counter` onto each of the left and right screens using the `sven_seg_decoder`.

Regarding the pin assignment:

	Node Name	Direction	Location	I/O Bank	VREF Group	Pin Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	IOCT Preservation
in	clk_in	Input	PIN_P11	3	B3_NO	PIN_P11	2.5 V		12mA ...ault)			
out	left_out[6]	Output	PIN_B17	7	B7_NO	PIN_B17	2.5 V		12mA ...ault)	2 (default)		
out	left_out[5]	Output	PIN_A18	7	B7_NO	PIN_A18	2.5 V		12mA ...ault)	2 (default)		
out	left_out[4]	Output	PIN_A17	7	B7_NO	PIN_A17	2.5 V		12mA ...ault)	2 (default)		
out	left_out[3]	Output	PIN_B16	7	B7_NO	PIN_B16	2.5 V		12mA ...ault)	2 (default)		
out	left_out[2]	Output	PIN_E18	6	B6_NO	PIN_E18	2.5 V		12mA ...ault)	2 (default)		
out	left_out[1]	Output	PIN_D18	6	B6_NO	PIN_D18	2.5 V		12mA ...ault)	2 (default)		
out	left_out[0]	Output	PIN_C18	7	B7_NO	PIN_C18	2.5 V		12mA ...ault)	2 (default)		
in	pause	Input	PIN_C10	7	B7_NO	PIN_C10	2.5 V		12mA ...ault)			
in	reset	Input	PIN_A7	7	B7_NO	PIN_A7	2.5 V		12mA ...ault)			
out	right_out[6]	Output	PIN_C17	7	B7_NO	PIN_C17	2.5 V		12mA ...ault)	2 (default)		
out	right_out[5]	Output	PIN_D17	7	B7_NO	PIN_D17	2.5 V		12mA ...ault)	2 (default)		
out	right_out[4]	Output	PIN_E16	7	B7_NO	PIN_E16	2.5 V		12mA ...ault)	2 (default)		
out	right_out[3]	Output	PIN_C16	7	B7_NO	PIN_C16	2.5 V		12mA ...ault)	2 (default)		
out	right_out[2]	Output	PIN_C15	7	B7_NO	PIN_C15	2.5 V		12mA ...ault)	2 (default)		
out	right_out[1]	Output	PIN_E15	7	B7_NO	PIN_E15	2.5 V		12mA ...ault)	2 (default)		
out	right_out[0]	Output	PIN_C14	7	B7_NO	PIN_C14	2.5 V		12mA ...ault)	2 (default)		
	<<new node>>											

We connected:

- the clk\_in to the 50 MHz clock input(Bank 3B) (MAX10\_CLK1\_50) at PIN\_P11
- the left\_screen\_output or left\_out[n] to the Seven Segment Digit 1[n] (HEX1n) for each bit n at its corresponding PIN
- the right\_screen\_output or right\_out[n] to the Seven Segment Digit 0[n] (HEX0n) for each bit n at its corresponding PIN
- the pause to Slide Switch[0] (SW0) at PIN\_C10
- the reset to Push-button[1] (KEY1) at PIN\_A7