High Level Synthesis

Ranim Tom

September 1, 2025

Contents

1 Introduction 7

4 CONTENTS

Todo list

introduction																																								7
--------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---

Chapter 0 CONTENTS

Chapter 1

Introduction

This report will talk about high level synthesis (HLS) desing using FPGA. Unlike traditional hardware descirption language (VHDL, Verilog), HLS uses high level languages such as C and C++ to design product using FPGA. The advanatage is the speed of learning compared to traditional language.

introduction

$\underline{Introduction}$:

- To adapt more the introduction
- Insert references and books