


```


3 void timing_constraint(int A, int B, int *mul) {
4
5
6 #pragma HLS INTERFACE ap_ctrl_none port=return
7 #pragma HLS INTERFACE ap_none port=A
8 #pragma HLS INTERFACE ap_none port=B
9 #pragma HLS INTERFACE ap_none port=mul
10
11
12     *mul = A * B;
13 }

```

Combinational



Sequential



Clock period is set to 5 ns (small than t_p)
Clock signal in hardware in addition to port