

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
DEPARTMENT INDUSTRIAL VERTICAL - SYSTEM ON CHIP
LOW POWER VLSI DESIGN(BE23EC512)

**ENERGY RECOVERY CIRCUIT WITH IMPROVED DIODE FREE
ADIABATIC LOGIC**

Submitted by:

NAME	REG NO
RANJANA S	611223106082
SRUTHI B	611223106106
VEERASOWMYAA S	611223106120
ASWIN K	611223106009
DARUN TK	611223106014


ENERGY RECOVERY CIRCUIT WITH IMPROVED DIODE FREE ADIABATIC LOGIC

S.No	Title	Page No
1.	Built any one energy recovery circuit using adiabatic logic.	3
2.	Analyse transistor sizing and optimization (symmetric in nature).	4
3.	Rise time and fall time	4
4.	Noise margin (VIL and VOH)	6
5.	The Switching threshold voltage through VTC curve.	7
6.	The Static power consumption and Dynamic power consumption	8
7.	Power reduction technique and compare it with your conventional circuit.	9
8.	Level Convertor using multi VDD design concept (5 domains):	11
9.	Case study: Application of energy recovery circuit in real time system.	12


1) Inverter Energy Recovery Circuit Using Adiabatic Logic:

An energy recovery circuit with improved diode-free adiabatic logic (DFAL) eliminates diodes from the charging/discharging paths, using MOS transistors and a split-level power clock for energy-efficient switching. This approach minimizes power loss by avoiding diode threshold voltage drops and enables significant charge recovery during logic transitions. The result is enhanced energy savings and lower dissipation compared to traditional diode-based adiabatic circuits.

Circuit Diagram



Waveform



2)Analysing Transistor Sizing and Optimization (Symmetric in Nature):

It is a crucial for minimizing energy dissipation while ensuring correct logical functionality. The gate capacitance, which depends on transistor size, must be carefully balanced to optimize both speed and energy recovery—smaller transistors reduce capacitance and energy loss but may increase circuit delay. Designers must size transistors to achieve minimal power dissipation, efficient charge transfer, and acceptable timing performance in adiabatic circuit operation.


Size	Pmos	Nmos
Width	2u	1u
Length	0.18u	0.18u

3)Rise Time and Fall Time:

In improved diode-free adiabatic logic (IDFAL), rise time is the interval for a signal to transition from 10% to 90% of its peak value, while fall time is the reverse—going from 90% to 10%. These times directly impact the circuit's speed and energy recovery efficiency, since longer rise or fall times can improve charge recycling but may slow the operation. Careful control of these times is essential in IDFAL to balance low energy dissipation and desired speed.


Rise Time (Manual)

$$Tr=3.9933884e^{10}$$



Fall Time (Manual)

$$T_f = 3.991204 \times 10^{-10}$$



Rise Time and Fall time Using Command Lines

$$T_r = 3.38298437242 \times 10^{-10}$$

$$T_f = 3.36171611875 \times 10^{-10}$$

```
SPICE Output Log: C:\Users\ASUS\OneDrive\Documents\LTspice\energy recovery.log

LTspice 24.1.9 for Windows
Circuit: C:\Users\ASUS\OneDrive\Documents\LTspice\energy recovery.net
Start Time: Wed Sep 24 15:14:24 2025
solver = Normal
Maximum thread count: 16
tnom = 27
temp = 27
method = trap
Instance "M2": Length shorter than recommended for a level 1 MOSFET.
Instance "M2": Width narrower than recommended for a level 1 MOSFET.
Instance "M4": Length shorter than recommended for a level 1 MOSFET.
Instance "M4": Width narrower than recommended for a level 1 MOSFET.
Instance "M5": Length shorter than recommended for a level 1 MOSFET.
Instance "M5": Width narrower than recommended for a level 1 MOSFET.
Instance "M1": Length shorter than recommended for a level 1 MOSFET.
Instance "M1": Width narrower than recommended for a level 1 MOSFET.
Instance "M3": Length shorter than recommended for a level 1 MOSFET.
Instance "M3": Width narrower than recommended for a level 1 MOSFET.
Direct Newton iteration for .op point succeeded.
Total elapsed time: 0.112 seconds.


Files loaded:
C:\Users\ASUS\OneDrive\Documents\LTspice\energy recovery.net
C:\Users\ASUS\AppData\Local\LTspice\lib\cmp\standard.mos

i: AVG(- I(VDD))=-215557156296 FROM 0 TO 2.5e-07
pstat: AVG(- I(VDD)*V(N001))=982648996382 FROM 0 TO 2.5e-07
tr=3.38298437242e-10 FROM 5.19078324126e-08 TO 5.22461308498e-08
tf=3.36171611875e-10 FROM 1.28170619054e-08 TO 1.31532335173e-08
```


4) Noise Margin:

It is defined as the difference between the actual output voltage and the minimum input voltage required to recognize a logic high or low correctly. Larger noise margins indicate better immunity to noise, ensuring reliable circuit operation despite voltage fluctuations or disturbances.

Circuit and waveform




Noise Margin Value




5) Switching Threshold Voltage through VTC Curve:

The switching threshold voltage is the input voltage at which the output of a digital inverter switches states, typically seen as the point on the Voltage Transfer Characteristic (VTC) curve where the output voltage equals the input voltage. This point marks the boundary between logical high and low output levels during the input voltage transition. It is critical for defining circuit stability and noise margins, as a balanced switching threshold is usually near half the supply voltage for optimal performance.

Circuit Diagram



Waveform




6) Static Power Consumption and Dynamic Power Consumption:


Static power consumption is the power used by a digital circuit when it is not switching, mainly due to small leakage currents flowing through transistors. Dynamic power consumption happens when the circuit switches states, charging and discharging capacitances, which uses energy. Simply put, static power drains energy even when idle, while dynamic power is used during active operations.

- **Static Power Consumption**= $3.9305959855 \times 10^{15} \mu\text{W}$
- **Dynamic power Consumption**= $-8.622286252 \times 10^{14} \mu\text{W}$

Circuit Diagram with Waveform



Power



7)Power Reduction Technique:

Clock gating reduces power consumption by selectively turning off the clock signal to parts of a digital circuit that are not in use, preventing unnecessary switching activity. This cuts down dynamic power dissipation caused by charging and discharging of capacitive loads in idle blocks. By stopping the clock to inactive modules, clock gating significantly lowers overall power consumption without affecting circuit performance.


Conventional Circuit Power :

- Static= 982648996382 from 0 to 2.5×10^{-7}
- Dynamic= -215557156296 from 0 to 2.5×10^{-7}
-


Power Reduction Technique using Clock Gating

- Static= 982262928318 from 0 to 2.5×10^{-7}
- Dynamic= -215499917108 from 0 to 2.5×10^{-7}


Circuit Diagram using Clock Pulse



Waveform



Power



A Level Converter using Multi VDD design with 5 voltage domains divides a chip into regions operating at different supply voltages (voltage islands). These converters translate signal levels safely between low and high voltage domains to prevent static current flow and ensure correct logic interfacing. Multi-threshold transistors and carefully designed switching help reduce power consumption and delay at the interfaces of these domains.

The schematic shows a 1T1C CMOS inverter. The PMOS network consists of two parallel branches: one with a PMOS transistor (M1) in series with a resistor (R1), and another with a PMOS transistor (M3) in series with a resistor (R2). The NMOS network consists of two parallel branches: one with an NMOS transistor (M2) in series with a resistor (R3), and another with an NMOS transistor (M4) in series with a resistor (R4). A capacitor (C1) is connected between the gates of M1 and M2. The input VIN is connected to the gates of M1 and M2. The output VOUT is taken from the node between M1 and M2. The circuit is powered by VDD and VSS. Various parasitic elements are included: a 20MΩ resistor at the input, a 10fF capacitor at the output, and several resistors (R1, R2, R3, R4, R5) and capacitors (C1) representing parasitics. The simulation setup includes a transient analysis (.TRAN) and a noise analysis (.NOISE). The output is measured at VOUT.

```

.VIN PULSE(0 5 12.5n 1n 1n 12.4n 25n)
.VDD SINE(0 5 20MEG)
.VSS SINE(0 5 20MEG 0 0 180)
.M1 PMOS VDD VOUT VIN
.M2 NMOS VOUT VSS VIN
.M3 PMOS VDD VOUT VIN
.M4 NMOS VOUT VSS VIN
.C1 10f VOUT VOUT
.R1 0.01 VDD VOUT
.R2 5.0 VDD VOUT
.R3 0.01 VDD VOUT
.R4 0.01 VDD VOUT
.R5 0.01 VDD VOUT

```

Simulation commands:

```

.TRAN 250n
.NOISE
.END

```

Measurement commands:

```

.MEAS TRAN I_AVG - I(VDD)
.MEAS TRAN Pstat_AVG - I(VDD)*V(N001)
.MEAS TRAN Tr +TRIG V(vout) VAL=0.1*V(n001) TD=32n RISE=1
+TARG V(vout) VAL=0.9*V(n001) TD=32n RISE=1
.MEAS TRAN Tf +TRIG V(vout) VAL=4.5 TD=0 FALL=1
+TARG V(vout) VAL=0.5 TD=0 FALL=1

```

The image displays a multi-channel oscilloscope waveform capture. The horizontal axis represents time in nanoseconds (ns), ranging from 0ns to 240ns. The vertical axis represents voltage in Volts (V). The signals shown are:

- V(vin)**: A green square wave signal, likely the input voltage, switching between approximately 5.0V and 0.0V.
- V(n001)**: A blue sine wave signal, oscillating between approximately 5V and -5V.
- V(n003)**: A red sine wave signal, oscillating between approximately 5V and -5V, phase-shifted relative to V(n001).
- V(n002)**: A magenta DC signal at approximately 5.000V.
- V(n005)**: A cyan DC signal at approximately 4.994V.
- V(n006)**: A brown DC signal at approximately 1.800V.
- V(n008)**: A red DC signal at approximately 1.000V.
- V(n009)**: A purple DC signal at approximately 0.999V.
- V(vout)**: A blue signal at the bottom, showing a complex waveform that appears to be a filtered or processed version of the input, with peaks around 3.6V and troughs around -3.0V.

A cursor is positioned at **x = 141.50ns** and **y = 3.299351V**.

9)Case study: Application of energy recovery circuit in real time system:

Real-time systems can apply energy recovery circuits effectively to improve energy efficiency by reclaiming and reusing energy that would otherwise be lost. These circuits find practical use in various fields, including industrial automation, motor equipment, compressed air systems, and VLSI low power design.

Application of Energy Recovery Circuits in Wearable Biomedical Devices

Wearable biomedical devices, such as health monitors, pacemakers, and implantable sensors, require extremely low power consumption to ensure prolonged operation, reliability, and patient safety. The integration of energy recovery circuits based on improved diode-free adiabatic logic presents a transformative solution to meet these demands, enabling these devices to operate more efficiently and sustainably.

The Need for Energy Efficiency in Wearable Healthcare

Wearable health monitoring systems continuously collect vital physiological data—such as ECG, blood oxygen levels, and heart rate—and transmit this data for analysis. These systems are often battery-powered, and frequent battery replacements or recharges can hinder utility, increase maintenance costs, and cause discomfort or health risks to patients. Therefore, enhancing power efficiency is critical not only for extending battery life but also for ensuring the system's stability and accuracy over extended periods.

Role of Energy Recovery Circuits

Energy recovery circuits leverage adiabatic logic principles to reduce power dissipation during switching activities. Unlike traditional CMOS logic, which dissipates energy as heat because charges are irreversibly drained into the ground during switching, adiabatic logic circuits recycle part of this energy. The key mechanisms involve carefully timed, slowly varying power supplies and reversible charge flow, which enables the system to recover and reuse energy stored in load capacitances.

In wearable biomedical devices, such circuits enable sustained powering of crucial components such as sensors, amplifiers, and processors with minimal energy loss. The improved diode-free adiabatic logic circuitry ensures symmetric transistor sizing, which maintains signal integrity with high noise margins and controlled rise and fall times, essential for precise biomedical measurements.

Benefits in Wearable Devices

1.Extended Battery Life:

By recycling energy during each switching cycle, these circuits significantly reduce the overall power consumption. This directly translates to extended operational periods—potentially days or even weeks—without the need for battery replacement or recharging, which is vital for implantable devices such as pacemakers and long-term health monitors.

2.Reduced Thermal Dissipation:

Lower power dissipation means less heat generation, crucial in implantable or close-to-skin devices to prevent tissue damage and enhance patient comfort. The minimized heat also improves the reliability and lifespan of the device components.

3.Enhanced Reliability and Stability:Maintaining high noise margins and stable switching thresholds ensures accurate signal processing, para- critical in biomedical applications, where precise data acquisition can impact diagnosis and treatment outcomes.

4. Compatibility with Multi-Vdd and Level Conversion Techniques:

The use of multi-voltage domains (multi-Vdd) allows different parts of the system to operate at varying voltages, tailoring energy consumption to specific functional needs. Level converters enable communication between these domains without signal degradation, further optimizing energy use.

Practical Implementation and Future Outlook

Implementing energy recovery circuits in wearable biomedical devices involves optimizing transistor sizing, clocking schemes, and voltage domain management for reliable and efficient operation. The continuous evolution of adiabatic logic extends their applicability in ultra-low power health monitoring systems.

Future advancements may include integrating energy harvesting techniques—such as thermoelectric or RF energy harvesting—to supplement power supplies, creating self-sustainable biomedical devices. Additionally, research into miniaturized, integrated energy recovery modules promises greater adoption in compact, wearable health technology, enabling truly autonomous, long-term health monitoring solutions.

Conclusion:

To conclude on the energy recovery circuit using improved diode-free adiabatic logic, the key findings highlight the circuit's efficiency in reducing power consumption through energy recovery techniques, involving optimized transistor sizing and symmetric configurations. The rise and fall times indicate the circuit's switching speed, while the noise margins (VIL and VOH) and switching threshold from the VTC curve ensure stable operation within designed voltage levels. Power analysis reveals significant static and dynamic power reductions compared to conventional circuits, especially when employing power-saving techniques such as adiabatic switching and multi-Vdd design to implement weak inversion regions across multiple voltage domains. The application of level converters demonstrates the feasibility of weak inversion operation in complex multi-Vdd systems, effectively extending the energy recovery benefits to broader applications.