


Qualcomm Technologies, Inc.





Device Specification

80-NH006-1 Rev. F May 13, 2015

Confidential and Proprietary – Qualcomm Technologies, Inc.

NO PUBLIC DISCLOSURE PERMITTED: Please report postings of this document on public servers or websites to: DocCtrlAgent@qualcomm.com.

Restricted Distribution: Not to be distributed to anyone who is not an employee of either Qualcomm Technologies, Inc. or its affiliated companies without the express approval of Qualcomm Configuration Management.

Not to be used, copied, reproduced, or modified in whole or in part, nor its contents revealed in any manner to others without the express written permission of Qualcomm Technologies, Inc.

TurboCharge is a product of Qualcomm Technologies, Inc. Other Qualcomm products referenced herein are products of Qualcomm Technologies, Inc. or its other subsidiaries.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Questions or comments: https://support.cdmatech.com/



Qualcomm is a trademark of Qualcomm Incorporated, registered in the United States and other countries. TurboCharge is a trademark of Summit Microelectronics, Inc. All Qualcomm Incorporated trademarks are used with permission. Other product and brand names may be trademarks or registered trademarks of their respective owners.

Revision history

Revision	Date	Description
AA	May 2013	Initial release.
AB	July 2013	 Table 4-4 (Fuel gauge DC operating characteristics): Updated table content. Section 5.2 (Fuel gauge – programming registers) and Section 7.17 (CHNG output): Updated handshaking description. Figure 7-4 (VCHG graph): Added new figure to document. Section 7.18.2 (Thermistor pin), Section 7.21 (Battery ESR estimation), and Section 7.23 (Hard thermal monitor): Updated descriptions.
AC	November 2013	 Chapter 10 (Carrier, Storage, and Handling Information): Added to document. Figure 9-2 (SMB1360 device part marking): Updated image. Table 9-1 (SMB1360 device marking line definitions): Updated definitions.
AD	December 2013	 Figure 2-1 (Typical application): Reversed the first FET. Figure 3-1 (SMB1360 layout): Updated dimensions. Table 5-4 (Battery profile – OTG configuration register): Removed addresses from table (39h, 3Ah-3Bh, 71h-72h). Table 5-6 (Read/write registers 10h-2Fh): Updated addresses from 70h-7Fh to 20h-2Fh. Figure 8-1 (SMB1360 layout example): Updated component size and revised image. Table 8-1 (Bill of material): Reformatted table. Added capacitors to table. Figure 9-2 (Typical application schematic): Revised image.

Revision	Date	Description
В	May 2014	Revision code: Updated from double letter revision code to single letter, starting with B.
		 Figure 2-5 (SMB1360 charger programmability): Updated title of the figure from precharging algorithm to SMB1360 charger programmability.
		 Table 3-1 (Pin description): Updated the description for AGND, LDO, RBIAS, CS_P, CS_N, STAT/IRQ, and VDDCAP.
		 Table 4-2 (Recommended operating conditions): Removed RBIAS and THERM from fuel gauge list.
		Table 4-3 (DC operating characteristics):
		 Updated VBATT and package thermal resistance values.
		Replaced table due to changes in: VDCIN, VASHDN, VOVLO_A, VOVLO_B, IDD-ACTIVE, IDD-STBY-BATT, IIN-BIAS, IDD-OTG, ILEAK, VPRECHG, IPRECHG, VRECH, IBMD, VDO, LIMRID, LIMRID_ACC, VCHG, VCHGACC, VCHGDRIVE, tSTART, tWDOG, and tGLITCH.
		■ Table 4-4 (Fuel gauge DC operating characteristics): Replaced table due to changes in: VUVLO, IACTIVE, VVBATT_RNG, VVBATT_ACC, VVBATT_OS, VTHERMRING, VTHERM_ACC, VTHERM_OS, VIBATT_ACC, VIBATT_OS, IBATT, BTEMP_RES, and BTEMP_ACC.
		Table 5-1 (Battery charger register):
		 Updated registers 01h, 03h, 04h, 09h, 0Bh, 0Eh, 17h, 18h, 19h, 45h, 46h, 47h, 4Ch, 4Dh, 4Eh, and 4Fh.
		Removed registers 1Ah, 1Bh, 40h, and 41h.
		 Table 5-2 (Fuel gauge programming register): Removed registers 11h, 24h, 2Ah, 2Bh-2Ch, 3Ch-3Dh, and 3Eh-3Fh.
		 Table 5-3 (Fuel gauge registers 45h, 48h, and 4Ch through 4Eh): Updated register 45h and removed register 47h and 4Fh.
	20	Removed Table 5-4 Battery Profile.
	V	Table 5-4 (Read only registers 60h-6Fh): Removed register 6Fh.
		 Section 7.5 (STAT/IRQ output pin): Added a third mode for the blinking STAT operation.
		Figure 7-3 (STAT blinking): Updated with new image.
		 Section 7.18.1 (BMD pin): Updated description.
		 Figure 9-2 (SMB1360 part marking): Updated image due to change in line 3 and line 5.
		Table 9-1 (SMB1360 device marking line definitions):
		 Updated line 3 with the addition of an X.
		 Updated line 5 with TTT added.
		 Figure 9-3 (Device ordering information): Added new part marking image.

Revision	Date	Description
С	September 2014	 Table 3-1 (Pin description): The value of the bypass capacitance to GND for VARB was incorrect Table 4-3 (DC operating characteristics): Updated values after IC characterization Deleted IDD_active, PWM mode Increased float voltage Increased FOSC tolerance, added temperature conditions Added time base accuracy specifications Section 5.1 (Battery charger registers): Register mapping updated from Rev1.0 to Rev2.0 Table 5-1 (Battery charger configuration): Changed register CHG_CFG from Termination Current Sense to Reserved Added Table 5-2 (Battery charger status) Section 5.2 (Fuel gauge scratch pad register): Register mapping updated from Rev1.0 to Rev2.0 Added Table 5-2 (Battery charger status) Added Table 5-3 (Generic battery registers) Added Table 5-4 (Battery thermistor coefficients) Added Table 5-6 (Ranges requiring handshaking) Section 5.3 (Command sequences): Added Section 5.3.1 (Handshaking) Added Section 5.3.2 (Disable ESR pulse to reduce sleep current) Section 7.1.5 (Fuel gauge generic battery profiles): Updated battery information Section 7.2.6 (Charger operation): Added Section 7.2.8 (Charger efficiency and temperature rise) Section 7.4.3 (BMD algorithm): Added note about default settings Section 7.5.2 (Fuel gauge current sensing): correct information Added Section 7.5.4 (Fuel gauge performance) Table 8-1 (Bill of materials): Deleted L part number Table 9

Revision	Date	Description
D	November 2014	 Figure 1-1 (System application diagram): Modified the system application diagram Table 3-1 (Pin description): Modified the SYS_OK and STAT/IRQ pin description Figure 3-2 (Package and ball configuration (bottom view)): Updated figure caption Table 4-4 (Fuel gauge DC operating characteristics): Added ISLEEP sleep current to fuel gauge electrical characteristics Corrected IACTIVE identification Table 5-1 (Battery charger configuration): Corrected spelling (battery charge level) Table 5-2 (Battery charger status): Corrected spelling (2A charging enabled) Added Section 5.2 (Fuel gauge registers) Section 5.3 (Fuel gauge scratch pad register): Reordered bullets to match order in Table 5-4 (Fuel gauge scratchpad registers) Added Table 5-3 (Fuel gauge configuration registers) Table 5-4 (Fuel gauge scratchpad registers): Changed caption from "Generic battery registers" to "Fuel gauge scratchpad registers" Edited table Section 7.1.5 (Fuel gauge generic battery profiles): Added table reference Section 7.2.9 (USB OTG and HDMI/MHL mode): Corrected register address Added Section 7.2.10 (Increasing the OTG current limit) Section 7.2.21 (Soft thermal monitor (JEITA)): Corrected register address Table 8-1 (Bill of materials): Corrected bill of materials Figure 8-2 (Typical application schematic): Updated schematic Table 9-1 (SMB1360 device marking line definitions): Added countries of origin to the assembly sites
Е	April 2015	Chapter 11 Part Reliability: Added reliability information
F	May 2015	Section 7.1.2 Internal LDO – VDD rail: Corrected 0.1 μ F to 1 μ F Section 7.1.3 ENC/SHDN pin: charger enable and shutdown: Added a note concerning correct charger SW operation Section 7.4 Battery missing detection: Added a note concerning operation with the battery missing

Contents

1 Introduction	11
1.1 Features	11
1.2 Application	
2 General description	14
2.1 Switching charger	1/
2.2 Fuel gauge – theory of operation	16
2.2 I del gauge – tileory of operation	
3 Pin descriptions	21
- In descriptions	
4 Operating characteristics	24
+ Operating characteristics	
5 Configuration registers	. 31
5 Configuration registers	
5.1 Battery charger registers	31
5.2 Fuel gauge registers	53
5.3 Fuel gauge scratch pad register	
5.4 Command sequences	
5.4.1 Handshaking	
5.4.2 Disable ESR pulse to reduce sleep current	
6 I ² C programming information	G
6 FC programming information	03
6.1 Serial interface	65
6.2 Write	
6.3 Read	65
7 Detailed device operation	67
7.1 Device operation	67
7.1.1 Power supply	
7.1.2 Internal LDO – VDD rail	
7.1.3 ENC/SHDN pin: charger enable and shutdown	
7.1.4 Startup and battery detection	
7.1.5 Fuel gauge generic battery profiles	
7.1.7 Prebias	
7.1.8 Prequalification mode	
7.2 Charger operation	
7.2.1 Trickle charge mode	
7.2.2 Precharge mode	
7.2.3 Constant current mode	
7.2.4 Constant voltage mode	
7.2.5 Charge completion	
7.2.6 Charger inhibit	
7.2.7 Automatic battery recharge	
7.2.8 Charger efficiency and temperature rise	
7.2.9 USB OTG and HDMI/MHL mode7.2.10 Increasing the OTG current limit	
7.2.11 Safety timers	
7.2.77 Gaioty annotonium	

7.2.12 STAT/IRQ output pin	
7.2.13 Interrupt output (STAT output configurable option)	78
7.2.14 Glitch filter	79
7.2.15 Programmable battery charging	
7.2.16 Thermal protection	
7.2.17 Thermal input current fold back	
7.2.18 AC/USB5	
7.2.19 AICL	
7.2.20 PFM/PWM operation	
7.2.22 VCHG output	
7.2.23 Hard thermal monitor	
7.2.24 Soft thermal monitor (JEITA)	
7.3 Reloading of nonvolatile default values	83
7.4 Battery missing detection	
7.4.1 BMD pin	
7.4.2 Thermistor pin	84
7.4.3 BMD algorithm	84
7.4.4 SYS_OK	85
7.5 Fuel gauge operation	
7.5.1 Fuel gauge battery model	86
7.5.2 Fuel gauge current sensing	
7.5.3 Fuel gauge battery voltage sensing	
7.5.4 Fuel gauge performance	87
7.5.5 Battery ESR estimation	89
7.5.6 Battery temperature sensing	
7.6 LDO output	89
0.0.0	•
8 Application information 8.1 External components	91
8.1 External components	91
8.1.1 Input bypass capacitors	
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Соит сарасitance	91
8.1.1 Input bypass capacitors	91
8.1.1 Input bypass capacitors	92 93
8.1.1 Input bypass capacitors	
8.1.1 Input bypass capacitors	99 92 93 93
8.1.1 Input bypass capacitors	99 92 93 93 93
8.1.1 Input bypass capacitors	99 92 93 93 93 93
8.1.1 Input bypass capacitors	99 92 93 93 93 93
8.1.1 Input bypass capacitors	99 92 93 93 93 93 93
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance. 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor. 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID)	99 92 93 93 93 93 93 94 94
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N)	99 92 93 93 93 93 93 94 94
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance. 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor. 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID)	99 92 93 93 93 93 94 94 94
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N)	99 92 93 93 93 93 94 94 94
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information	99 92 93 93 93 93 94 94 94 94
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations	99 92 93 93 93 93 94 94 94 94
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information	99 92 93 93 93 93 94 94 94 95 96
8.1.1 Input bypass capacitors 8.1.2 Output filtering: CouT capacitance 8.1.3 Output filtering: LouT inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information	99 92 93 93 93 93 94 94 94 94 95
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information 9 Mechanical information	99 92 93 93 93 94 94 94 94 95 96
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information 9.1 Device physical dimensions 9.2 Part marking	99 92 93 93 93 93 94 94 94 95 96
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information 9.1 Device physical dimensions 9.2 Part marking 9.3 Device ordering information 9.3.1 Specification compliant devices	99 90 91 93 93 93 93 94 94 94 94 95 96 96 100 102
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information 9.1 Device physical dimensions 9.2 Part marking 9.3 Device ordering information 9.3.1 Specification compliant devices	99 92 93 93 93 93 93 93 94 94 94 95 96 96 107
8.1.1 Input bypass capacitors. 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor. 8.1.4 Battery current sense resistor. 8.1.5 Battery temperature sensing. 8.2 Board layout recommendations. 8.2.1 DCIN input	99 92 93 93 93 93 93 94 94 94 94 95 96 107
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information 9.1 Device physical dimensions 9.2 Part marking 9.3 Device ordering information 9.3.1 Specification compliant devices 10 Carrier, storage, & handling information 10.1 Shipping 10.1.1 Tape and reel information	99 92 93 93 93 93 93 94 94 94 94 95 96 107 102
8.1.1 Input bypass capacitors 8.1.2 Output filtering: CouT capacitance 8.1.3 Output filtering: LouT inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing. 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND). 8.2.4 Analog ground (AGND). 8.2.5 Midpoint capacitors (MID). 8.2.6 Battery current sensing (CS_P, CS_N). 8.2.7 Battery voltage sensing (BATT_P, BATT_N). 8.2.8 Other generic layout recommendations 8.2.9 PCB information 9.1 Device physical dimensions. 9.2 Part marking. 9.3 Device ordering information. 9.3.1 Specification compliant devices. 10 Carrier, storage, & handling information. 10.1 Shipping. 10.1.1 Tape and reel information.	99 90 90 90 90 90 90 90 90 90 90 90 90 9
8.1.1 Input bypass capacitors 8.1.2 Output filtering: Cout capacitance 8.1.3 Output filtering: Lout inductor 8.1.4 Battery current sense resistor 8.1.5 Battery temperature sensing 8.2 Board layout recommendations 8.2.1 DCIN input 8.2.2 Switching node 8.2.3 Power ground (PGND) 8.2.4 Analog ground (AGND) 8.2.5 Midpoint capacitors (MID) 8.2.6 Battery current sensing (CS_P, CS_N) 8.2.7 Battery voltage sensing (BATT_P, BATT_N) 8.2.8 Other generic layout recommendations 8.2.9 PCB information 9.1 Device physical dimensions 9.2 Part marking 9.3 Device ordering information 9.3.1 Specification compliant devices 10 Carrier, storage, & handling information 10.1 Shipping 10.1.1 Tape and reel information	99 90 90 90 90 90 90 90 90 90 90 90 90 9

10.3 Handling	
10.3.1 Electrostatic discharge	104
10.4 Barcode label and packing for shipment	104
11 Part reliability	105
11.1 Reliability qualifications summary	105
11.2 Qualification sample description	
·	
Figures	
i iguies	
Figure 1-1 System application diagram	12
Figure 2-1 Typical application	
Figure 2-1 Typical application	
Figure 2-3 Start-up flowchart	
Figure 2-4 Charging flowchart	
Figure 2-5 SMB1360 device charger programmability	
Figure 3-1 SMB1360 device layout	
Figure 3-2 Package and ball configuration (bottom view)	
Figure 4-1 I ² C timing diagrams	
Figure 6-1 Register byte write	66
Figure 6-2 Register page write	66
Figure 6-3 Register read	66
Figure 7-1 BMD	
Figure 7-2 Battery profile switching logic	
Figure 7-3 Input voltage protection and prebiasing	
Figure 7-4 SMB1360 efficiency and temperature rise	
Figure 7-5 STAT blinking	79
Figure 7-6 VCHG graph	82
Figure 7-7 JEITA standard safety requirement ranges	83
Figure 7-8 Fuel gauge algorithm	86
Figure 7-9 Fuel gauge SoC performance during charge	88
Figure 7-10 Fuel gauge SoC performance during discharge	88
Figure 8-1 SMB1360 device layout example	
Figure 8-2 Typical application schematic	
Figure 9-1 30D WLNSP, 2.01 × 2.81 × 0.55 mm outline drawing	
Figure 9-2 SMB1360 part marking	
Figure 9-3 Device ordering information	
Figure 10-1 Carrier tape drawing with part orientation	
Figure 10-2 Tape handling	104
Tables	
IUNIGO	
Table 3-1 Pin descriptions	21
Table 4-1 Absolute maximum ratings	
Table 4-2 Operating conditions	24
Table 4-3 DC operating characteristics	
Table 4-4 Fuel gauge DC operating characteristics	
Table 4-5 I ² C-2 wire serial interface ac operating characteristics – 400 kHz	
Table 5-1 Battery charger configuration	31

Fable 5-2 Battery charger status	46
Fable 5-3 Fuel gauge configuration registers	53
Fable 5-4 Fuel gauge scratchpad registers	58
Fable 5-5 Battery thermistor coefficients	60
Fable 5-6 Half floating encoding	62
Fable 5-7 Ranges requiring handshaking	63
Fable 7-1 BMD trim ranges	71
Fable 7-2 Input prebias status	72
Fable 7-3 SYSOK state	85
Fable 8-1 Bill of materials	98
Fable 9-1 SMB1360 device marking line definitions	101
Table 9-2 Device identification code	
Fable 11-1 Reliability qualification report for WLP-30 lead-free device from GF	105
2016-02-03-20:01:50 RETHIN	

1 Introduction

Programmable switch-mode charger and high accuracy fuel gauge monitor

The SMB1360 is a programmable single-cell lithium-ion (Li-Ion)/lithium-polymer (Li-Polymer) battery charger and fuel gauge device integrated for a variety of portable applications. The device provides a simple and efficient way to charge high-capacity Li-Ion batteries and to provide battery state-of-charge information.

The SMB1360 device switching charger is able to automatically adjust input current level by detecting the maximum AC/DC adapter stable output current, thereby automatically matching wall adapter to the electronic device. Unlike conventional devices, the SMB1360 device high-efficiency, switch-mode operation eliminates the thermal problems of conventional linear solutions. The buck converter architecture effectively multiplies the input current to increase the charge rate for the Li-Ion cell and uses current limited supplies like universal serial bus (USB) more efficiently. A 50 mA low dropout (LDO) output provides a power to external USB communications devices. The SMB1360 device also supports USB on-the-go (OTG) and mobile high-definition link (MHL)/high-definition multimedia interface (HDMI) devices by providing the required 5 V power supply using the Li-Ion battery as a source.

Charge control includes qualification, trickle charge, precharge, constant current/constant voltage, float voltage, and termination/safety settings. These are fully programmable via a serial I²C/SMBus, making the device truly a flexible solution. Input current level can be set via I²C (limited in USB mode to ensure 100 mA or 500 mA input) or via a dual-state input pin. Reverse current blocking is built-in to prevent inadvertent cell discharge. High-frequency operation and integrated power FETs contribute to a reduced external component count and size.

The SMB1360 device also offers several features that protect the battery pack as well as the charger and input circuitry such as overcurrent, under/overvoltage, and thermal protection. A missing battery detection I/O is also provided to detect missing battery conditions. The STAT output can be used to provide charging status information to the system. A second logic output is available to indicate a valid input power presence. The SMB1360 device incorporates various status/fault registers that can be read via the serial port. The SMB1360 device is available in an ultra-compact, lead-free 30DWLNSP package and is rated over the -30 to +85°C temperature range.


1.1 Features

- Programmable switching charger
- Automatic input current limit (AICL)
- USB or AC input with programmable input current limiting
- Up to 1.5 A continuous charging current from AC adapter
- Up to 750 mA charging current from 500 mA USB port using TurboChargeTM mode

- 4–6.3 V input range (+28 V input protected)
- Integrated USB OTG and MHL/HDMI power support (+5 V reverse output at 500 mA)
- 50 mA LDO output for USB communications PHY
- Analog output voltage for direct charge current measurement
- Reverse current blocking
- High efficiency 2 MHz or 3.2 MHz current mode step-down regulator
- Integrated frequency compensation and power MOSFETs
- High accuracy float voltage regulation of 1%
- Status register monitors and flags charger operation
 - □ Charge in-progress/termination
 - □ Charge timer fault
 - Overcurrent limiting
 - □ UV/OV detection/shutdown
- Fuel gauge
 - □ Two built in battery profiles: low capacity and high capacity
- Optimized mixed algorithm with current and voltage monitoring
- Accurate battery state-of-charge estimation
 - No external nonvolatile memory required
 - No external configuration required
- Precise voltage, current, temperature, and aging compensation
- 15-bit battery voltage ADC
- 16-bit battery current ADC
- Complete battery cycling not required to maintain accuracy
- Missing battery detection
- Digital programming of all major parameters via I²C interface
 - □ One-time programmable for default, nonvolatile settings
- WLNSP-30 package (0.4 mm pitch lead free)

1.2 Application

- 2.5 G/3 G/4 G phones
- Smartphones/personal digital assistant (PDA)
- Portable media players
- Handheld game consoles



Using the SMB1360 device to charge a single cell Li+ battery and to monitor battery

Figure 1-1 System application diagram

2 General description

2.1 Switching charger

The SMB1360 device includes a fully programmable battery charger for single-cell Li-Ion and Li-Polymer battery packs. The SMB1360 device high-efficiency, switch-mode operation, reduces heat dissipation and allows for higher current capability for a given package size. The device switching charger can take an AC adapter input or a true USB input over the same single physical connector (typically a USB connector), thereby reducing system cost of the end application. In addition, programmability allows for design flexibility and real time charging optimization. It can automatically maximize charge current for a given power source level by detecting the AC/DC adapter's maximum stable output current, allowing for current level optimization between the power adapter and the portable device.

The SMB1360 device switching charger provides four main charging phases: trickle-charge, preconditioning (precharge), constant current, and constant voltage. The overall system accuracy of the SMB1360 device switching charger is 1%—allowing for higher capacity utilization versus other conventional solutions. The device is able to use the battery as the input source and provide power to peripherals compliant with the USB OTG or HDMI/MHL specifications. This unique function is enabled by reversing the internal path and using the DCIN input as an output, providing 5.0 V and up to 500 mA (programmable).

When a battery or an external supply is inserted and the device is enabled via the corresponding register setting, the SMB1360 device switching charger performs the prequalification checks before initiating a charging cycle. The input voltage needs to be higher than the under voltage lockout (UVLO) threshold and lower than the over voltage lockout (OVLO) threshold for the charging cycle to start. When the battery voltage is below the precharge threshold, the SMB1360 device switching charger supplies a charge current that ensures the input current does not exceed the 100 mA level.

At the beginning of a charging cycle, as well as any time during the cycle at which external supply or battery are reinserted, the SMB1360 device switching charger defaults to a 100 mA USB mode. This protects any USB power bus until handshaking has been performed by the system.

As soon as the input supply is removed, the SMB1360 device switching charger enters a shutdown mode to save battery power. Charging parameters are reset to their default settings (except safety timers) anytime the charge watchdog timer has expired.

If the battery voltage is below 2.1 V (trickle charge to precharge threshold), the SMB1360 device applies a trickle charge current of 45 mA (typical). This allows the switching charger to reset the protection circuit in the battery pack and bring the battery voltage to a higher level without compromising safety.

After the battery voltage crosses the 2.1 V threshold, the switching charger enters the precharge mode. This mode replenishes depleted cells and minimizes heat dissipation during the initial charge cycle. The precharge current is digitally programmable at 100 mA, 150 mA, 200 mA, and 550 mA.

When the battery voltage reaches the precharge to fast charge voltage level, the switching charger enters the constant current (fast charge) mode if this mode is enabled via the corresponding register setting. The pre- to fast charge voltage level is programmable within the range of 2.2–3.4 V. The fast charge current level is adjustable via the corresponding register between 500 mA and 1500 mA. Unlike linear chargers, a charging current up to 1.50 A is achievable with the SMB1360 device switching charger, while maintaining low power dissipation. Through the use of commands, the precharge to fast charge threshold can be disable and the level of control charge current can be adjusted.

After the final float voltage (programmable) has been reached, the switching charger enters a constant voltage mode where the battery voltage is kept constant, allowing the charge current to gradually taper off. Different battery voltages can be accommodated through I²C commands. The constant voltage charging mode continues until the charge current drops below the termination current threshold or until the complete charge safety charge timer has expired. The termination current threshold is programmable from 50–200 mA in 50 mA increments.

All output current settings are subject to override by the use of the SMB1360 device input current limiting feature. There are three input modes: USB5, USB1, and AC. In USB5 mode, the input is limited to a maximum of < 500 mA regardless of the programmed output setting. In USB1 mode, the input limit is < 100 mA. In AC mode, the programmable range for input limit is 450–500 mA.

After the charge cycle has terminated, the SMB1360 device continues to monitor the battery voltage. If the battery voltage falls below the recharge threshold, the SMB1360 device switching charger can automatically top off the battery.

A wide range of protection features is included in the SMB1360 device. These include input and output overvoltage protection, IC thermal status, and battery missing detection (BMD).

Two open-drain outputs (STAT and SYS_OK) and a high number of status/fault registers indicate the charging state, valid input power, and other conditions. The STAT output can be configured to assert an interrupt signal for various conditions.

The following charging parameters can be dynamically adjusted via the I²C interface for optimizing battery management in real time. These parameters can be programmed statically in a user friendly GUI interface.

- Preconditioning voltage threshold
- Preconditioning charge current
- Termination current
- OTG current limit
- OTG battery UVLO threshold
- Battery (float) voltage
- Fast charge current

The SMB1360 device switching charger operates with an oscillator frequency of 2.0 or 3.2 MHz. This, in combination with the elimination of most external components, allows the utilization of a very small solution size.

The device offers a safe LDO, which powers external communications devices; such as PHY. An analog voltage output (VCHG) that corresponds to the charge current is available, thereby allowing the system to directly monitor actual charge current level.

2.2 Fuel gauge - theory of operation

The SMB1360 device includes a fuel gauge monitor for a variety of portable applications. The fuel gauge algorithm is able to accurately estimate the battery state of charge (SoC) by mixing the current monitoring to allow correction for monotonicity with the voltage based technique. This ensures both excellent short-term linearity and long term high accuracy. Full battery cycling, or zero current load conditions, is not required to maintain the accuracy.

When using precise measurements of voltage, current, and temperature an accurate SoC estimate is delivered over a broad range of operative conditions. High reliability is achieved through a complex compensation for temperature and aging effects, providing a dependable SoC estimate along the whole battery life.

The SMB1360 device fuel gauge allows for battery pack temperature measurement. This is achieved through an external thermistor. The device supports both shared (with the battery charger) and nonshared connections. Missing battery detection is incorporated to accurately monitor for battery insertion and removal situations.

A very low level of interaction with the system is required using the factory customized settings which are customer dependent. However, a broad range of configuration registers are provided to fit the requirements of every application.

The I²C interface provides access to the fuel gauge data and to the control registers. The SMB1360 device fuel gauge can operate with a supply voltage of 2.5–5.0 V.




Figure 2-1 Typical application




Figure 2-2 Missing battery algorithm flowchart




Figure 2-3 Start-up flowchart




Figure 2-4 Charging flowchart




Figure 2-5 SMB1360 device charger programmability

3 Pin descriptions

Table 3-1 Pin descriptions

Ball number	Ball name	Pin type	Pin description	
16, 19, 25	AGND	Power	Analog ground	
29, 30	DCIN	Power	Input (+4.0–6.3 V) – Bypass with a 1.0 μF or greater capacitor.	
23, 24	MID	Power	FET midpoint – Connect a 2.2 μF capacitor to ground.	
28	LDO	Power	Auxiliary output – 4.85 V, 50 mA LDO output supply. This output is programmable to be enabled while in the OTG mode. Connect a 1 μ F capacitor to ground.	
17, 18	SW	Power	Switch node output – Connect to inductor.	
5	VSYS	Power	Auxiliary power supply rail – Connect to a positive battery node through a current sense resistor of 20 m Ω . This works for sinking or sourcing the current to the battery in various procedures.	
21	ENC/SHDN	I/O	Charger enable/IC shutdown pin – When a DCIN is present and valid, the signal enables and/or disables the switching charger. When a DCIN is not present, the signal at this pin shuts down the entire IC. Polarity is one-time programmable (OTP).	
27	SYS_OK	I/O	System OK to run open drain output signal – Various conditions are reported, refer to input voltage/battery status/fuel gauge operations. The OTP is programmable.	
7	VARB	I/O	Connect to GND – Through 1 µF bypass capacitor.	
20	SDA	I/O	I ² C bus data – SDA must be tied high through a pull-up resistor.	
26	SCL	I/O	I ² C bus clock – SCL must be tied high through a pull-up resistor.	
15	VCHG	I/O	Analog output (0–2.4 V) – Voltage is proportional to the current to or from the battery (bidirectional). It can be optionally disabled.	
10	BMD	I/O	Battery missing detection and battery identification pin – Connect to the VF pin on the battery pack. Do not connect a decoupling capacitor to BMD pin.	
14	RBIAS	I/O	Biasing pin for thermistor connection – Connect to the THERM pin through a resistor with the same value as the thermistor from the THERM to the GND at room temperature.	
8	THERM	I/O	Battery thermistor connection – For battery temperature measurement. Connect directly to a PGND through a properly sized thermistor. In case the battery pack integrates the thermistor, the THERM pin is to be connected directly to a proper connector on the battery case.	
2	BATT_P	I/O	Battery positive node – Differential sensing pin for battery voltage. Connect directly to a positive node on the battery case (BATT_P and BATT_N differential tracing). This also works as a feedback pin for the switching charger.	

Ball number	Ball name	Pin type	Pin description	
1	BATT_N	I/O	Battery negative node – Differential sensing pin for the battery voltage. Connect directly to a negative node on the battery case (BATT_P and ATT_N differential tracing).	
4	CS_P	I/O	Differential current sense input – Connect to the high side of the battery current sense resistor (battery current positive when charging). CS_P and CS_N are differential traces. Additional RC filtering can be used to further improve sensing accuracy.	
3	CS_N	I/O	Differential current sense input – Connect to the low side of battery current sense resistor (battery current positive when charging). CS_P and CS_N are differential traces. Additional RC filtering can be used to further improve sensing accuracy.	
9	STAT/IRQ	I/O	Status open drain output – Signals various fault and operating conditions depending on the user selected register settings. Polarity is customer programmable. This can be changed to provide interrupt output signals or turned off via corresponding register.	
13	VDDCAP	I/O	Internal LDO rail – Connect to ground through 1 µF capacitor.	
22	AC/USB	I/O	Input current limit selection – Connect to VSYS if not used. See Section 7.2.18.	
11, 12, 6	PGND	Power	Power stage (SMPS) – Ground connection.	




Figure 3-1 SMB1360 device layout




Figure 3-2 Package and ball configuration (bottom view)

4 Operating characteristics

Table 4-1 Absolute maximum ratings

Parameter	Value	
Temperature under bias	-55 to 155°C	
Storage temperature	-65 to 150°C	
Lead solder temperature (10s)	300°C	
Junction temperature	150°C	
HBM ESD rating per JEDEC	2000 V	
Latch-up testing per JEDEC	±100 mA	
Switching charger – terminal voltage with respect to GND		
SW, VSYS	-0.3 to +7 V	
DCIN, MID, USB5/AC1	-0.3 to +28 V	
STAT/IRQ, LDO, VCHG, SCL, SDA, EN_C/SHDN, VDDCAP, RBIAS, THERM, BMD, VARB	-0.3 to +5.5 V	
Fuel gauge – terminal voltage with respect to GND		
BATT_P, BATT_N, CS_P, CS_N	-0.3 to +6.0 V	

^{1.} With battery presence.

NOTE: The device needs to be powered/bias via DCIN or AUXPWR before applying power on any of the other output I/Os.

Table 4-2 Operating conditions

Parameter	Value		
Temperature range	-30 to +85°C		
VBATT	2.75–5.5 V		
Package thermal resistance (θ _{JA}) WLP-30	35°C/W		
Moisture classification	Level 1 (MSL 1) per J-STD- 020		
Reliability characteristics			
Data retention	20 years		

NOTE: The device is not guaranteed to function outside the operating rating. Stresses listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions outside those listed in the operational sections of the specification are not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. Devices are ESD sensitive. Handling precautions are recommended.

Table 4-3 DC operating characteristics

Symbol	Parameter	Conditions	Min	Туре	Max	Unit
	5° C, V_{DCIN} = +5.0 V, V_{FLT} = +4.2 re relative to GND (note 1).	2 V, V _{BATT} = +3.7 V, R _{SENSE} = 20	mΩ unless	otherwise no	oted.	
General						
V _{DCIN}	Input supply voltage		4.0	_	6.3	V
Vuvlo	Input UVLO	V _{DCIN} falling	_	3.49	_	V
		Hysteresis	· -	0.13	_	V
		Glitch filter time, rising-falling	-	20	_	ms
Vashdn	Automatic shutdown	V _{IN} - V _{Battery} V _{IN} rising	-	130	_	mV
	threshold	Hysteresis	-	36	_	mV
		Glitch filter time, rising and falling	_	20	_	ms
Vovlo_a	Input overvoltage lockout (prebias enabled)	V _{DCIN} rising, switcher disabled	6.26	6.41	6.56	V
		Hysteresis	_	0.05	_	٧
		Glitch filter time, V _{IN} rising	_	None	_	
		Response time, V _{IN} rising	_	10	_	μs
		Glitch filter time, V _{IN} falling	-	100	_	ms
V _{OVLO_B}	Input overvoltage lockout (prebias disabled)	V _{DCIN} rising, input prebias current disabled (if enabled)	7.08	7.23	7.4	V
		Hysteresis	_	0.15	_	V
		Glitch filter time, V _{IN} rising	_	None	_	
	76	Response time, V _{IN} rising	-	10	_	μs
	20.05	Glitch filter time, V _{IN} falling	1	100	_	ms
VcL	Input current limit threshold	HC mode, V _{DCIN} falling, V _{CL} = 4.25 V (note 5)	-3.5	1	3.5	%
I _{DD-ACTIVE}	Active DCIN supply current	PFM mode, charging excluded	-	4	_	mA
I _{DD-SHDN-BATT}	Battery shutdown supply current (note 4 and 7)	V _{BATT} = 4.2 V, T = 25°C, V _{IN} = 0, SHDN pin = LOW	-	4	10	μA
IDD-STBY-BATT	Battery standby supply current (note 4 and 7)	V _{BATT} = 4.2 V, V _{IN} = 0, SHDN pin = HIGH Coulomb counting conversion disabled average	-	100	_	μА
I _{IN-BIAS}	Input prebias current	DCIN or USBIN input present, above OVLO level, below 7.0 V, enabled	50	I	-	mA
I _{DD-ОТ}	OTG supply current	OTG mode, no load, PFM	-	1.5	_	mA
T _{SHDN}	IC thermal shutdown temperature		_	140	_	°C
T _{HYST}	IC thermal shutdown hysteresis	_		20	_	°C
Power stage	(PWM buck regulator – OTG	boost) (note 8)				
R _{RDSON}	FET on-resistance	High-side	_	300	_	mΩ
		Low-side	_	125	_	mΩ

Symbol	Parameter	Conditions	Min	Type	Max	Unit
I _{LIMIT}	Peak switch current limit	fsw = 3 MHz	_	2.3	_	Α
Izero_Detect	Zero detect	V _{USBIN} = 5.0 V	_	0	_	Α
Logic I/O						
VIL	Input low level	All inputs except EN	_	_	0.6	V
V _{IH}	Input high level	All inputs except EN	1.4	_		V
VILEN	Input low level		_	_	0.4	V
V _{IHEN}	Input high level		1.2	_		V
Vol	SDA/STAT output low level	I _{SINK} = 3 mA	_	_	0.3	V
I _{LEAK}	EN, SDA, SCL, and STAT AC/USB5 leakage current	V _{IN} = 3.3 V, for all except STAT V _{IN} = 5.0 V, for STAT	-	-	1	μΑ
Battery char	rger					
V _{BOV}	Battery OVLO	V _{BATT} rising	_	V _{FLT} + 0.1	_	V
ILIM-USBIN	DCIN absolute input current limit (note 2)	USB2.0 option: 500 mA mode, V _{OUT} > 2.1 V, T = 0-70°C	435	475	500	mA
	2.	USB2.0 option: 100 mA mode, V _{OUT} > 2.1 V, T = 0-70°C	-	70	_	mA
		USB high-current mode/AC adapter (programmable 450–1500 mA, eight steps), I _{LIM-USBIN} = 800 mA, T = 0–70°C	720	760	800	mA
VTRICKLECHG	Trickle charge to precharge voltage threshold	2011	1.95	2.05	2.25	V
ITRICKLECHG	Nominal trickle charge current	V _{BATT} =1.7 V (note 6)	37	45	53	mA
VPRECHG	Precharge to fast charge voltage threshold	Programmable 2.2–3.4 V, V _{BATT} rising, (eight steps), V _{PRECHG} = 3.0 V	-4	_	4	%
		Hysteresis	-	100	_	mV
IPRECHG	Precharge current	Programmable 100 mA, 150 mA, 200 mA, 550 mA T = 0-70°C, I _{PRECHG} = 100 mA, (notes 3 and 5)	40	-	40	mA
I FCHG	Fast charge current	Programmable 450–1500 mA, I _{FCHG} = 750 mA, (notes 3 and 5)	-40	-	40	mA
V _{FL} T	Float voltage	Programmable 3.50–4.50 V 10 mV steps, V _{FLT} = 4.2 V T = 25°C (note 5)	-0.7	-	0.7	%
I _{TERM}	Charge termination current	Programmable 25–200 mA, 25 mA steps, T = 0–70°C, I _{TERM} = 100 mA, (note 3 and 5)	-30	_	30	mA
tterm	Charge termination glitch filter time		-	1	_	S

Symbol	Parameter	Conditions	Min	Type	Max	Unit
V _{RECH}	Automatic recharge	Four settings, battery falling	_	50	_	mV
	threshold programmable: C00h[6:5]		_	100	_	
	programmable. Goon[6.5]		-	200	_	
			-	300	_	mV
t _{CH} /t _{RECH}	Glitch filter time for recharge		-	1	_	S
IBMD	Battery missing detection current	BMD pin enabled and connected to GND	-	_	10	μΑ
USB – OTG/I	HDMI/MHL mode					
Vотg	OTG output voltage		4.75	5	5.25	V
V _{OTG-P-P}	OTG output ripple	C _{BATT} = 10 μF, C _{USBIN} = 4.7 μF, no load	-	100	_	mV
Votg-ss	Voltage drop on battery during soft start	C_{BATT} = 10 μF, battery ESR = 100 mΩ	-	0.1	_	V
VBATUVLO	Battery UVLO	Programmable 2.75–3.35 V, VBATT falling, VBATUVLO = 3.3 V	-4	-	4	%
VBATUVLOHY	UVLO hysteresis	OTG operation, T = 0-70°C	_	0.2	_	V
I _{OTG-LIM}	Battery current limit (at the output of the battery) – steady state	V _{BATT} = 3.7 V, programmable 550–950–1500 mA, (four steps), (note 10)	_	550 950 1500	_	mA
LDO output		3 Na.				
V _{LDO}	LDO output voltage	V _{DCIN} - V _{LDO} > 300 mV (note 9)	4.65	4.85	5.05	V
I _{LDO}	LDO output current	V _{DCIN} - V _{LDO} > 100 mV	50	-	_	mA
ILDOLIMIT	LDO current limit	V _{LDO} = 4.0 V	55	75	95	mA
V _{DO}	LDO dropout voltage	I _{OUT} = 50 mA, charging disabled	-	150	_	mV
tpd-pgood	LDO output disable delay		_	1	_	μs
tsyson-glitch	LDO UVLO glitch filter		_	45	_	ms
Missing batt	ery detection				•	
IBMDDIS	Missing battery detection discharge current	For the first 100 ms	_	10	_	mA
R _{BMDDIS}	Missing battery detection resistance		_	1	_	mΩ
t BMDDIS	Missing battery detection timer	It applies to the BMD algorithm	_	85	_	ms
Battery iden	tification RID				-	-
LIM _{RID}	Programmable RID distinguishable ranges		-	1.8	-	kΩ
	(eight programmable trim		_	3.6	_	kΩ
	options – see Table 7-1)		_	7.2	_	kΩ
LIM _{RID_ACC}	Accuracy		_	±15	_	%

Symbol	Parameter	Conditions	Min	Туре	Max	Unit
VCI	HG output					
V _{CHG}	Charge current output voltage	I _{CHG} > 0 charging current	0	-	2.5	V
Vchgacc	Charge output voltage	I _{CHG} = 100 mA, T = 0-70°C	-60	_	60	mV
	accuracy	I _{CHG} = 1000 mA, T = 0–70°C	-160	_	160	
VCHGDRIVE	Charge output drive capability		_	-	50	pF
Osc	cillator		9		1	
fosc	Oscillator frequency	T = 0-70°C	3.04	3.2	3.36	MHz
t START	Startup time		_	20	_	ms
tcторс	Precharge timeout	Programmable	35	45	55	min
tстогс	Complete charge timeout	Programmable	300	360	450	min
tно	Charger startup hold off timer	Long	200	240	280	ms
twdog	Watchdog timer		_	45	_	s
t GLITCH	Battery voltage glitch filter		_	170	_	ms

Notes are listed after Table 4-4.

Table 4-4 Fuel gauge DC operating characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _A = -30 to +	85°C, +2.7 V < V _{BATT} < +4.5 V unl	ess otherwise noted. All voltages	are relativ	e to GND	(note 1).	•
General	6.6	77).				
V _{MIN}	Minimum input supply voltage for memory volatile content retention	0	_	2.6	-	V
I _{SLEEP}	Sleep supply current	Averaged over 2 sec., FG enabled, T = 25°C, I _{BAT} < 53 mA (programmable)	-	200	300	μА
I ACTIVE	Active supply current	Averaged over 2 sec., FG enabled, T = 25°C, I _{BAT} ≥ 53 mA (programmable)	_	750	1100	μА
Іѕтву	Standby supply current, rock bottom	I ² C bus active	_	25	40	μА
terr	Time base accuracy	T = 25°C	-1	_	1	%
		T = 0-50°C	_	±2.5	_	%
		T = -20-70°C	_	±3.5	_	%
Battery volt	tage ADC					
LSB _{VBATT}	Battery voltage LSB		_	305.2	_	μV
Vvbatt_rng	Battery voltage input range	(BATT_P - BATT_N)	0	_	4.75	V
V _{VBATT_ACC}	Battery voltage absolute	T _{junction} = 25°C	_	0.1	_	%
	accuracy	(BATT_P - BATT_N), T _{junction} = 10–60°C	_	0.2	_	%
Vvbatt_os	Battery voltage offset	(BATT_P - BATT_N), T _{junction} = 10–60°C	_	2.5	_	mV

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VTHERMRNG	Thermistor voltage input range	Dependent on pullup resistor RBIAS	0	_	0.95 × RBIAS	V
V _{THERM_ACC}	Thermistor voltage accuracy	T _{junction} = 25°C	_	0.25	-	%
		T _{junction} = 10–60°C	-0.5	_	+0.1	%
Battery curi	rent ADC					
VIBATT_RNG	Battery current input voltage range	(CS_P - CS_N)	-	±50	-	mV
LSBIBATT	Battery current input voltage LSB	Ĉ.	-	3	_	μV
V _{IBATT_ACC}	Battery current absolute accuracy	(CS_P - CS_N), Tjunction = 25°C	-	0.5	_	%
		(CS_P - CS_N) T _{junction} = 10–60°C	_	±1	-	%
VIBATT_OS	Battery current input voltage offset	(CS_P - CS_N) T _{junction} = 10–60°C	_	±13	-	μV
RSENSE	Current sensing resistor	Required value	_	20	-	mΩ
	Required minimum accuracy		_	_	1	%
Іватт	Battery current LSB	20 mΩ RSENSE	_	76.3	-	μA
	Battery current range	20 mΩ RSENSE	_	2.5	_	Α
BTEMP_RES	Battery temperature resolution	30:02 rith	-	0.0625	_	k
Втемр_асс	Battery temperature accuracy	Battery temperature between 273 K and 333 K		±2		k

Notes for Table 4-3 and Table 4-4:

- 1. Battery accuracy specifications are only guaranteed for characterized battery cell. Changing the battery cell may result in inaccuracies exceeding those specified above.
- When the DCIN voltage falls below this threshold, the corresponding status register indicates a collapse voltage input condition. The STAT output can also assert an interrupt signal indicating this condition (user-configuration). In this case, charge current is limited to the USB100 mA level.
- 3. I_{CHG} is always overridden by the input current limit (I_{LIM}).
- 4. When the interrupt functionality is used or the battery pack temperature is active while charging is disabled, a standby watchdog timer increases the battery shutdown current by approximately 10 μ A.
- Voltage and current accuracies are only guaranteed for factory-programmed settings. Changing the output voltage from that reflected in the customer specific CSIR code results in inaccuracies exceeding those specified above.
- 6. Guaranteed by design or characterization.
- 7. Battery current is combining AUXPWR, CSIN, and CSOUT currents.
- 8. 170 ms (glitch filter duration) after the selected OTG limit is reached, a corresponding IRQ signal is provided to the system and the OTG power path is shut off. Reinitiating the OTG power path requires disabling and then enabling the OTG mode (command).
- 9. LDO current is subtracted from the input current available charge current is reduced when the LDO feature is utilized.
- 10. OTG current limit is not guaranteed when V_{BATT} ≥ 4.0 V.

Table 4-5 I²C-2 wire serial interface ac operating characteristics – 400 kHz

0	Day 1 (fine	0		400 kF	łz	
Symbol	Description	Conditions	Min	Туре	Max	Units
T _A = 0-85°	CC , $V_{IN} = +5.0 \ V$, $V_{FLOAT} = +4.2 \ V$	ınless otherwise noted. All v	oltages are rel	ative to G	ND¹.	
fscL	SCL clock frequency		0		400	kHz
T _{LOW}	Clock low period		1.3			μS
T _{HIGH}	Clock high period		0.6			μS
t _{BUF}	Bus free time between a STOP and a START condition	Before new transmission ¹	1.3			μS
tsu:sta	Start condition setup time		0.6			μS
thd:sta	Start condition hold time		0.6			μS
tsu:sto	Stop condition setup time		0.6			μS
t _R	SCL and SDA rise time ¹		20 + 0.1C _b		300	ns
t _F	SCL and SDA fall time ¹	407	20 + 0.1C _b		300	ns
tsu:dat	Data in setup time		100			ns
t _{HD:DAT}	Data in hold time	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0		0.9	μS
TI	Noise filter SCL and SDA	Noise suppression		100		ns

^{1.} Guaranteed by design.




Figure 4-1 I²C timing diagrams

5 Configuration registers

5.1 Battery charger registers

Table 5-1 provides the user programmable registers of the SMB1360 battery charger and fuel gauge. All the registers C00h–C2Fh are nonvolatile memory. The charger parameters can be altered after the software changes the battery profile, and should be reinitialized upon power loss or battery reconnection. All these registers are populated with an OTP-defined programmable value; the provided addresses are referring to the location in SRAM.

(3)

It is prohibited to write to any location not specifically mentioned in the tables below. The slave Address = xxxx x00xb.

Table 5-1 Battery charger configuration

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BQ configuration: Register ID: TL1_CFG[7	:0] ² ² ([0:	J. di Cir.		Тур		ss: C00h (OTP mi		
Thermistor negative terminal	3/10							
GND (thermistor RTN is tied to PCB ground)	0	Х	Х	Х	Х	Х	Х	Х
VBATIN (thermistor RTN is tied to battery pack ground)	1	Х	Х	Х	Х	Х	Х	Х
Battery recharge level After termination, the voltage drop at	which th	e charge	er will rei	nitiate ch	narging			
50 mV	Χ	0	0	Х	Х	Χ	Х	Х
100 mV	Х	0	1	Х	Х	Х	Х	Х
200 mV	Х	1	0	Х	Х	Х	Х	Х
300 mV	Х	1	1	Χ	Х	Х	Х	Х
OTG battery current limit Battery discharge current limit in OTG	3 mode							
Reserved	Х	Х	Х	0	0	Х	Х	Х
550 mA	Χ	Х	Х	0	1	Х	Х	Х
950 mA	Х	Х	Х	1	0	Х	Х	Х
1500 mA	Х	Х	Х	1	1	Х	Х	Х
Battery charge termination current Current level at which charging is ten								
25 mA	Χ	Х	Х	Χ	Х	0	0	0
50 mA	Х	Х	Х	Х	Х	0	0	1

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
75 mA	Х	Х	Х	Х	Х	0	1	0
100 mA	Х	Х	Х	Х	Х	0	1	1
125 mA	Х	Х	Х	Х	Х	1	0	0
150 mA	Х	Х	Х	Х	Х	1	0	1
175 mA	Х	Х	Х	Х	Х	1	1	0
200 mA	Х	Х	Х	Х	Х	1	1	1
BQ configuration				65	Addres	ss: C01h		
Register ID: TL2_CFG[7	7:0]				e: R/W	(OTP/mi	rror)	
Not used								
Not used	Х	Х	Х	Х	Х	X	Х	Х
Termination current (STAT signal) Battery termination current where the		ignal inc	dicates t	hat charg	ing is co	omplete		
25 mA	X	Х	Х	Х	Х	0	0	0
50 mA	X	X	Х	Х	Х	0	0	1
75 mA	X	X	X	Х	Χ	0	1	0
100 mA	X	X	X	Х	Х	0	1	1
125 mA	X	X	X	Х	Х	1	0	0
150 mA	Х	OX.	X	Х	Х	1	0	1
175 mA	X	X	Х	Х	Х	1	1	0
200 mA	X V	X	Х	Х	Х	1	1	1
BQ configuration Register ID: TL3_CFG[7	7:0]			Тур		ss: C02h (OTP/mi		
Magnitude of ESR measurement of	urrent pu	ılse (fue	el gauge	e)				
50 mA	0	0	Х	Х	Χ	Х	Х	Х
100 mA	0	1	Х	Х	Х	Х	Х	Х
150 mA	1	0	Х	Х	Х	Х	Х	Х
200 mA	1	1	Х	Х	Χ	Х	Х	Х
Temperature where charger enters Exits at 125°C in both cases	s TLIM							
139°C	Х	Х	0	Х	Χ	Х	Х	Х
133°C	X	X	1	Х	Χ	X	Х	Х
Temperature shift, all settings Shifts thermal regulation entry and e	xit tempe	rature th	reshold	s				
Nominal (default)	Х	Х	Х	0	0	Х	Χ	Х
Increase by +3°C	Х	Х	Х	0	1	Х	Х	Х
Increase by 10°C	Х	Х	Х	1	0	Х	Х	Х
Increase by +6°C			V	1	1	Х	Х	Х
Increase by +9°C	X	Х	Х	1	<u> </u>			
<u>-</u>	rating cu	rrent	I			^	^	<u> </u>
Increase by +9°C Digital temperature loop stops del	rating cu	rrent	I			0	X	X

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Digital temperature loop regulation	n begins	deratin	g curre	nt			•	
Case temperature threshold where in	-		_					
Enters temperature regulation as pro drops to [1:0] minus [2]	grammed	d by [1:0] plus [4	:3]; incre	ases cui	rent whe	n the tem	peratui
101°C	Х	Х	Х	Х	Х	Х	0	0
110°C	Х	Х	Х	Х	Х	Х	0	1
119°C	Х	Х	Х	Х	Х	Х	1	0
128°C	Х	Х	Х	X	Х	Х	1	1
BQ configuration					Addre	ss: C03h	1	
Register ID: TL4_CFG[7	:0]			Ту	oe: R/W	(OTP/mi	irror)	
Buck switching frequency (PWM n	node)							
3.2 MHz	0	Х	Х	Х	Х	Х	Х	Х
2 MHz	1	Х	Х	Х	Х	Х	Х	Х
SYS_ON UVLO System under voltage lockout thresh	old							•
3.65 V	X	0	ζ×.	X	Х	Х	Х	Х
4.75 V	Х	10	Χ	Х	Х	Х	Х	Х
VDG level Auto-charging shutoff; turn off chargi	ng when	V _{IN} < V _B	satt - Vd	G				
Rise 96 mV; fall 44 mV	X	⊗X	0	0	0	Х	Х	Х
Rise 143 mV; fall 90 mV	X	Х	1	0	Х	Х	Х	Х
Rise 190 mV; fall 136 mV	N/V	Х	0	1	Х	Х	Х	Х
Rise 235 mV, fall 183 mV	Х	Х	1	1	Х	Х	Х	Х
REVI level Reverse current level; shut off the fro	nt porch	FET wh	en V _{IN} <	∵V _{BATT} –\	/ _{REVI}			
Fall 111 mV; rise 158 mV	Х	Х	Х	Х	0	Х	Х	Х
Fall 200 mV; rise 250 mV	Х	Х	Х	Х	1	Х	Х	Х
Reserved		•	•					
Reserved	Х	Х	Х	Х	Х	R	Х	Х
Reserved	X	Х	Х	Х	Х	R	Х	Х
AICL voltage threshold Falling voltage threshold for automate	ic input c	urrent lir	I		ı			
4.25 V	X	Х	X	Х	Х	Х	0	0
4.50 V	Х	Х	Х	Х	Х	Х	0	1
4.75 V	Х	Х	Х	Х	Х	Х	1	0
5.00 V	Χ	Х	Х	Х	Х	Х	1	1
BQ configuration Register ID: TL5_CFG[7	·01			Tva		ss: C04h (OTP/mi		
	.01			ועי	JO. 14 W	,011/111		
Not used						.,	T	
Not used	0	0	0	0	Х	Х	X	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AICL minimum result prevents cha Battery charging is prevented if the m		AICL voi	ltage is t	riggered				
Disabled								
Enabled								
Fuel gauge sleep mode is allowed							I	
Disabled	Χ	Х	Х	X	Х	0	Х	Х
Enabled	Х	Х	Х	X	Х	1	Х	Х
IRQ options during shutdown			-				•	
IRQs not affected by shutdown	Х	Х	Χ	Х	Х	Х	0	0
IRQs do not affect STAT pin during shutdown	Х	Х	Х	Х	Х	Х	0	1
IRQs cleared during shutdown	Х	X	Х	Х	Х	Х	1	Х
BQ configuration			900		Addres	ss: C05h		
Register ID: ICL_CFG[7	:0]	3		Туј	oe: R/W	(OTP/mi	rror)	
USB5/AC current limit control			5 3					
AC input current limit from command register	0	X	X	Х	Х	Х	Х	Х
AC input current limit determined by logic state of USB5/AC pin	125	X	Х	Х	Х	Х	Х	Х
USB5/AC pin polarity	0,0%	Co						
Pin low = AC input current limit	Х	0	Х	Х	Х	Х	Х	Х
Pin high = AC input current limit	X	1	Х	Х	Х	Х	Х	Х
USB5AC command option Reset state sets default current limit	USB100	(100 m/), or US	B500 (50	00 mA)			
Command reset state (00b) is USB100	Х	Х	0	Х	X	Х	Х	Х
Command reset state (00b) is USB500	Х	Х	1	Х	Х	Х	Х	Х
Not used								
Not used	Х	Х	Х	0	Х	Х	Х	Х
Input current limit Active when ICL_CFG[7]=0								
300 mA	Х	Х	Х	Х	0	0	0	0
400 mA	Х	Х	Х	Х	0	0	0	1
450 mA	Х	Х	Х	Х	0	0	1	0
500 mA	Х	Х	Х	Х	0	0	1	1
600 mA	Х	Х	Х	Х	0	1	0	0
700 mA	Х	Х	Х	Х	0	1	0	1
800 mA	Χ	Х	Х	Х	0	1	1	0
850 mA	Х	Х	Х	Х	0	1	1	1
900 mA	Х	X	Х	Х	1	0	0	0

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
950 mA	Х	Х	Х	Х	1	0	0	1
1000 mA	Х	Х	Х	Х	1	0	1	0
1100 mA	Х	Х	Х	Х	1	0	1	1
1200 mA	Х	Х	Х	Х	1	1	0	0
1300 mA	Х	Х	Х	Х	1	1	0	1
1400 mA	Х	Х	Х	Х	1	1	1	0
1500 mA	Х	Х	Х	X	1	1	1	1
BQ configuration Register ID: INPUT_CFG		-	Туј		ss: C06h (OTP/mi			
Input UVLO glitch filter Charger input under voltage lockout	filter time		8					
250 ms on plugin (default)	0	Х	Х	Χ	Х	Х	Х	Х
20 ms on plugin	1	Х	Х	Χ	Х	Χ	Х	Х
SYSON LDO Determines the status of the LDO ou	tput regu	lator						
Auto on	Х	0 <	50 (X	Х	Х	Х	Х
Off	Х	00	. 2	Х	Х	Х	Х	Х
Enabled by command	Х	SINO	0	Х	Х	Х	Х	Х
Enabled by command – cleared upon unplug	X	Ji Or	1	Х	Х	Х	Х	Х
SYS UVLO threshold glitch	ilter time	>.						
System node under voltage lockout fi			V	0	Х	Х	Х	Х
System node under voltage lockout fi	Х	X	Х	U				
	X	X	X	1	Х	Х	Х	Х
20 ms		1			1	Х	Х	Х
20 ms 40 ms		1		1	1	X	X	X
20 ms 40 ms Reserved	X	X	Х		Х		I	
20 ms 40 ms Reserved Reserved Input collapse glitch filter	X	X	Х	1	Х		I	
20 ms 40 ms Reserved Reserved Input collapse glitch filter Charger input under voltage lockout	X X glitch filte	X	X	1 X	X R	Х	Х	Х
20 ms 40 ms Reserved Reserved Input collapse glitch filter Charger input under voltage lockout g	X X glitch filte X X	X X er time X X	X X X	X X X	X R	0 1	X X	X X X
20 ms 40 ms Reserved Reserved Input collapse glitch filter Charger input under voltage lockout g 20 ms input falling/rising 10 µs input falling/rising Adapter input Unregulated adapter exists between	X X glitch filte X X	X X er time X X	X X X	X X X	X R	0 1	X X	X X X
20 ms 40 ms Reserved Reserved Input collapse glitch filter Charger input under voltage lockout g 20 ms input falling/rising 10 μs input falling/rising Adapter input Unregulated adapter exists between voltage when this bit is set	X glitch filte X X 6.3 V and	X er time X X d 7.2 V,	X X X no load	X X X condition	X R X X x	X 0 1 ad reduce	X X X	X X X
20 ms 40 ms Reserved Reserved Input collapse glitch filter Charger input under voltage lockout group to the service of the	X glitch filte X X 6.3 V and	X x r time X X A 7.2 V,	X X X no load	X X X condition	X R X X x x x x x	X 0 1 ad reduce	X X X es the inp	X X X ut
20 ms 40 ms Reserved Reserved Input collapse glitch filter Charger input under voltage lockout g 20 ms input falling/rising 10 μs input falling/rising Adapter input Unregulated adapter exists between voltage when this bit is set Unregulated input not accepted Unregulated input accepted	X glitch filte X X 6.3 V and	X x r time X X A 7.2 V,	X X X no load	X X X condition	X R X X x x x x x	X 0 1 ad reduce	X X X es the inp	X X X ut

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
BQ configuration			Address: C07h							
Register ID: CHG_CFG[7:0]			Type: R/W (OTP/mirror)							
Charge enable source Identifies the method used to enable	the char	ger								
Command register	0	Х	Х	Χ	Χ	Χ	Х	Х		
Enable pin	1	Х	Х	Χ	Х	Χ	Х	Х		
Charger enable pin/command pola	rity									
Active high (1 = enable)	Х	0	Х	Χ	Х	Х	Х	Х		
Active low (0 = enable)	Х	0	Х	X	Χ	Χ	Х	Х		
Pre to fast charge transition										
Automatic	Х	Х	0	Х	Х	Χ	Х	Х		
Command is required	Х	X	1	Χ	Х	Χ	Х	Х		
Battery OVP ends charge cycle			-							
Disabled	Χ	Х	Х	0	Х	Χ	Х	Х		
Enabled	X	Х	ΔX	1	Х	Χ	Х	Х		
Battery termination current	1	,0	S. Silvi							
Enabled	Х	X	X	Χ	0	Χ	Х	Х		
Disabled	X ₂ S	X	Х	Χ	1	Χ	Х	Х		
Automatic recharge feature	0, 7	(a)								
Enabled	X	Х	Х	Χ	Х	0	Х	Х		
Disabled	%X	Х	Х	Χ	Х	1	Х	Х		
Charging hold-off timer Delays charging after a fuel gauge re	ady sign	al is rec	eived							
700 μs	Χ	Х	Х	Χ	Х	Χ	0	Х		
170 ms	Х	Х	Х	Χ	Х	Χ	1	Х		
Charging inhibit Prevents charging unless the battery	is a pred	letermin	ed level	below th	e float vo	oltage				
Disabled	Х	Х	Х	Χ	Х	Χ	Х	0		
Enabled	Х	Х	Х	X	Х	Х	Х	1		
BQ configuration	Q configuration				Address: C08h					
Register ID: CHG_CFG[15:8]			Type: R/W (OTP/mirror)							
SYSOK/IN_OK signal polarity		,								
Active low	0	Х	Х	Х	Х	Х	Х	Х		
Active high	1	Х	Х	Χ	Х	Χ	Х	Χ		
SYS_OK options	·									
IN_OK	Х	0	0	Х	Х	Χ	Х	Х		
SYS_OK	Х	0	1	Х	Х	Х	Х	Х		
Reserved	Х	1	0	Х	Х	Х	Х	Х		
Reserved	Х	1	1	Х	Х	Х	Х	Х		

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SYSON LDO during OTG	1							
LDO may be active during OTG mod	de							
Allowed	Х	Х	Х	0	Х	Х	Х	Х
Not allowed	Х	Х	Х	1	Х	Χ	Х	Χ
Early termination status								
Disabled	X	Х	Х	Χ	0	Х	Х	Х
Enabled	Х	Х	Х	X	1	Χ	Х	Х
Reserved								
Reserved	Х	Х	Х	Х	Х	R	Х	Х
Recharge threshold source The charger analog sensor or fuel ga	auge may	determ	ine the b	attery re	charge t	hreshold		
Analog sensor	X	X	Х	Х	Χ	Χ	0	Х
Fuel gauge ADC	Х	X	Х	Х	Х	Х	1	Х
Charging hold-off Delays charging until the fuel gauge	is ready							
Wait for FG ready	X	X	X	Χ	Χ	Χ	Х	0
Continue without FG ready	X	X	X	Χ	Χ	Χ	X	1
BQ configuration		0,20	>,		Addres	ss: C09h	1	
Register ID: STAT_CFG	[7:0]	- 31 (B)		Тур	e: R/W	(OTP/mi	rror)	
Not used	J. Let	,						
Not used	0	0	Х	Х	Х	Х	Х	Х
STAT blinking while charging, and Determines if the STAT pin is active			conditio	ns are de	etected			
Disabled	Х	Х	0	Х	Х	Х	Х	Х
Enabled	Х					V		^
		Х	1	Х	X	Х	Х	X
STAT pin configuration Determines when the STAT pin is ac		X	1	Х	X	Х	Х	
		X	1 X	X 0	X	X	X	
Determines when the STAT pin is ac	ctive	1	<u> </u>					Х
Determines when the STAT pin is ac Charging status and pulsed IRQs	ctive X	X	X	0	X	X	Х	X
Determines when the STAT pin is ac Charging status and pulsed IRQs Static IRQ output Temperature/charge error blinking	ctive X	X	X	0	X	X	Х	X
Determines when the STAT pin is ac Charging status and pulsed IRQs Static IRQ output Temperature/charge error blinking Determines if the STAT pin is active	ctive X X S during te.	X X mperatu	X X	0 1 arge erro	X X	X X	X	X X X
Determines when the STAT pin is accompanies and pulsed IRQs Static IRQ output Temperature/charge error blinking Determines if the STAT pin is active Disabled	ctive X X g during te	X X mperatu X X	X X re or cha	0 1 arge erro X X	X X rs detection	X X ted X	X X	X X X
Determines when the STAT pin is accompany to the STAT pin is accompany to the STAT pin is active to the STAT pin is active to the STAT pin is active to the STAT pin source	ctive X X g during te	X X mperatu X X	X X re or cha	0 1 arge erro X X	X X rs detection	X X ted X	X X	X X X
Determines when the STAT pin is accompany to the STAT pin is accompany to the STAT pin is active. Temperature/charge error blinking Determines if the STAT pin is active. Disabled Enabled STAT pin source STAT pin information can be charging.	ctive X X g during tex X X	X X mperatu X X	X X re or cha X X OVLO ca	0 1 arge erro X X	X X rs detect 0 1	X X ted X X	X X X	X X X
Determines when the STAT pin is ac Charging status and pulsed IRQs Static IRQ output Temperature/charge error blinking Determines if the STAT pin is active Disabled Enabled STAT pin source STAT pin information can be charging Status	ctive X X during text X X X x x x x x x x x	X X mperatu X X X	X X re or cha X X X OVLO ca	0 1 arge erro X X x	X X rs detection	X X X ted X X	X X X	X X X
Determines when the STAT pin is ac Charging status and pulsed IRQs Static IRQ output Temperature/charge error blinking Determines if the STAT pin is active Disabled Enabled STAT pin source STAT pin information can be chargin Charging status USB fail status	ctive X X during text X X X x x x x x x x x	X X mperatu X X X	X X re or cha X X X OVLO ca	0 1 arge erro X X x	X X rs detection	X X X ted X X	X X X	X X X

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STAT pin output	ı			<u>I</u>	L	<u>I</u>	ı	Į.
Enabled	Х	Х	Х	Х	Х	Χ	Х	0
Disabled (IRQ pulses passed through, even if STAT pin disabled)	Х	Х	Х	Х	Х	Х	Х	1
BQ configuration					Addres	ss: C0Al	1	
Register ID: SFT_CFG[7	' :0]		Type: R/W (OTP/mirror)					
Not used					in.			
Not used	0	0	X	X	Х	Х	Х	Х
Safety timer enable								
Precharge enabled/total charge enabled	Х	Х	0	0	Х	Х	Х	Х
Precharge disabled/total charge enabled	X	Х	0	1	Х	Х	Х	Х
Precharge disabled/total charge disabled	X	X	1	Х	Х	Х	Х	Х
Total charge time safety timer time	eout	<	5/1/1					
192 min	Х	X	X	Х	0	0	Х	Х
384 min	Х	OX	Х	Х	0	1	Х	Х
768 min	X	X	Х	Х	1	0	Х	Х
1536 min	X	Х	Х	X	1	1	Х	Х
Safety timer timeout during precha	arge							
24 min	X	Х	Х	Х	Х	Х	0	0
48 min	Х	Х	Х	Х	Х	Х	0	1
96 min	Х	Х	Х	Х	Х	Х	1	0
192 min	Х	Х	Χ	X	Χ	Х	1	1
BQ configuration					Addres	ss: C0Bh	1	
Register ID: VBL_CFG[7	7:0]			Туј	pe: R/W	(OTP/mi	rror)	
Not used								
Not used	0	Х	Х	Х	Х	Х	Х	Х
Initial state of VBATT LOW until S	OC is va	lid	l		II.			
Active	Х	0	Х	Х	Х	Х	Х	Х
Inactive	Х	1	Х	Х	Х	Х	Х	Х
VBATT_LOW source STAT pin information can be chargin	g or USB	UVLO/	OVLO co	onditions		1		ı
Analog comparator	X	Х	0	0	Х	Х	Х	Х
Fuel gauge ADC	Х	Х	0	1	Х	Х	Х	Х
Analog comparator OR fuel gauge ADC	Х	Х	1	0	Х	Х	Х	Х
Analog comparator AND fuel gauge ADC	Х	Х	1	1	Х	Х	Х	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Initial state of VBATT_LOW glitch	filter			_		_		
VBATT_LOW = 0								
VBATT LOW = 1								
-	14							
VBATT_LOW comparator thresho	1		· ·			_		
Disabled 3.27 V	X	X	X	X	X	0	X	X
3.40 V	X	X	X	X	X	1	0	0
3.53 V	X	X	X	X	X	1	1	0
3.67 V	X	X	X	X	X	1	1	1
						-		'
BQ configuration Register ID: WD_CFG[7	.01	- 1	Address: C0Ch Type: R/W (OTP/mirror)					
	.0]			1)	Je. R/VV	(OTP/IIII	1101)	
Not used				1	l		1	
Not used	0	0	0	Х	Х	X	Х	Х
Safety timer after watchdog IRQ			Λ.,		1	T		T
12 min	X	X	X	0	0	Х	Х	Х
24 min	Х	X	X	0	1	Х	Х	Х
48 min	Х	X	Х	1	0	Х	Х	Х
96 min	X	X	Х	1	1	Х	Х	Х
Watchdog STAT/IRQ safety timer	J. J. S.	7.						
Disabled	X	Х	Х	Х	Χ	0	Х	Х
Enabled	X	Х	Х	Х	Х	1	Х	Х
Watchdog options Determines when the watchdog time	r is activa	ated						
Run after I ² C ACK – or after reload	Х	Х	Х	Х	Х	Х	0	Х
Run always	X	X	X	X	X	X	1	X
Watchdog timer Enables or disables the watchdog time	ner	I						
Disabled	Х	Х	Х	Х	Χ	Х	Х	0
Enabled	X	Х	Χ	Х	Χ	X	X	1
BQ configuration					Addres	ss: C0Dh)	
Register ID: BM_CFG[7	:0]			Тур	e: R/W	(OTP/mi	rror)	
Not used								
Not used	0	Х	Х	Х	Х	Х	Х	Х
SYS_OK option B Determines which fault conditions to	ggle the S	SYS_OK	. pin			1	ı	
Use SOC LOW	X	0	0	Х	Х	Х	Х	Х
Use SOC_OTG_U VLO	X	0	1	X	X	X	X	X
		1	1		i		i .	

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Battery missing detection on input	t plugin							
Disabled	Х	Х	Х	0	Х	Х	Х	Х
Enabled	Х	Х	Х	1	Х	X	Х	Х
Battery missing after 2.6 s poll				•	•			
Disabled	Х	Х	Х	Х	0	Х	Х	Х
Enabled	Х	Х	Х	Х	1	Х	Х	Х
Battery missing algorithm Enables or disables the battery missi	ng algori	thm						
Disabled	X	Х	Х	X	Χ	0	Х	Х
Enabled	Χ	Х	X	Х	Х	1	Х	Χ
Battery missing pin source Determines the input pin used for bat	tery dete	ction						
THERM	Х	Х	Х	Х	Х	Х	1	Х
BMD	X	X	Х	Х	Χ	X	Х	1
BQ configuration Register ID: BM_CFG[15	5:8]	· ·	5 , 1	Туј		ss: C0Eh (OTP/mi		
Reserved		15	N. E.					
Reserved	R	X	Х	Х	Х	Х	Х	Х
JEITA temperature hard limits	3	THE	l	I.	I		l	I
Enabled	X	0	Х	Х	Х	Х	Х	X
Disabled	××	1	Х	Х	Х	Х	Х	Х
Battery ID via BID pin		l	l	l .	ı			
Disabled	Χ	Х	0	Х	Х	Χ	Х	Χ
Enabled	Х	Х	1	Х	Х	X	Х	Х
Battery ID override								
Successful BID required for charging	Х	Х	Х	0	Х	Х	Х	Х
Charging can start at the end of BID regardless of results	Х	Х	Х	1	Х	Х	Х	Х
Battery ID/battery profile mapping Determines the BID selection								
BID fail selects profile 2	Χ	Х	Х	Х	1	Χ	Х	Χ
BID = 01 selects profile 2	Х	Х	Х	Х	Х	1	Х	Х
BID = 10 selects profile 2	Х	Х	Х	Х	Х	Х	1	Х
BID = 11 selects profile 2	Х	Х	Х	Х	Х	Х	Х	1

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PO configuration	Dit 7	Dit 0	Dit 3	DIL 4		ss: C0Fh		Dit 0
BQ configuration Register ID: IRQ1_CFG[7:01					e: R/W		
<u> </u>	7.0]				ı yp	G. IX/VV		
STAT/IRQ conditions Conditions that toggle the STAT/IRQ	pin							
Hot/cold hard temperature limits	1	Х	Х	Х	Х	Х	Х	Х
Hot/cold soft temperature limits	Х	1	Х	X	Х	Х	Х	Х
OTG fail	Х	Х	1	X	Х	Х	Х	Х
OTG over current	Х	Х	X	1	Х	Х	Х	Х
Input (DCIN) O V	Х	Х	Χ	Х	1	Х	Х	Х
Input (DCIN) U V	Х	X	Х	X	Х	1	Х	Х
AICL done	Х	Х	Х	Χ	Х	Χ	1	Х
Internal IC temperature limit shutdown	Х	Х	Х	Х	Х	Х	Х	1
BQ configuration		2			Addre	ss: C10h	1	
Register ID: IRQ2_CFG[7:0]		6.0		Тур	e: R/W		
STAT/IRQ conditions Conditions that toggle the STAT/IRQ	pin	2.50	Niger Chr.					
Safety timers	1,0	X	Х	Х	Х	Х	Х	Х
Charge error	X.	☼ 1	Х	Х	Х	Х	Х	Х
Battery O V	X	Х	1	Х	Х	Х	Х	Х
Fast, recharge, taper, and termination	G// X	Х	Х	1	Х	Х	Х	Х
Charge inhibit	Х	Х	Х	Х	1	Х	Х	Х
Power OK	Х	Х	Х	Х	Х	1	Х	Х
Battery missing (algorithm or pin)	Х	Х	Х	X	Х	Х	1	X
Low battery voltage	Х	Χ	Χ	X	Χ	Х	X	1
BQ configuration					Addre	ss: C11h	1	
Register ID: IRQ3_CFG[7:0]				Ту	pe: R		
STAT/IRQ conditions Conditions that toggle the STAT/IRQ	pin							
Battery ID	1	Х	Х	Х	Х	Х	Х	Χ
Fuel gauge register access OK	Х	1	Х	Х	Х	Х	Х	Х
Watchdog timer	X	X	1	X	X	X	X	X
SoC change	Х	Х	Х	1	Х	Х	Х	Х
SoC minimum alert	Х	Х	Х	Х	1	Х	Х	Х
SoC maximum alert	X	X	Х	X	X	1	X	X
SoC empty alert	Х	Х	Х	Х	Х	Х	1	Х
SoC full alert	Х	Х	Х	Х	Х	Х	Х	1

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BQ configuration	•		J.	·	Addres	ss: C12h) 	•
Register ID: OTG_CFG[7	7:0]			Тур	oe: R/W	(OTP/mi	rror)	
Pre- to fast-charge battery voltage		ld		<u></u>		•	<u> </u>	
2.2 V	0	0	0	Х	Х	Х	Х	Х
2.4 V	0	0	1	Х	Х	Х	Х	Х
2.5 V	0	1	0	Х	Х	Х	Х	Х
2.6 V	0	1	1	X	Х	Х	Х	Х
2.9 V	1	0	0	X	Х	Х	Х	Х
3.0 V	1	0	1	Х	Х	Х	Х	Х
3.1 V	1	1	0	Х	Х	Х	Х	Х
3.4 V	1	1 👚	1	Х	Х	Х	Х	Х
OTG UVLO battery voltage threshold	old				•		l	ľ
Reserved	Х	Х	Х	0	0	0	Х	Х
Reserved	X	Х	Х	0	0	1	Х	Х
2.75 V	X	Х	χX	0	1	0	Х	Х
2.86 V	Х	X	X	0	1	1	Х	Х
3.19 V	Х	X	X	1	0	0	Х	Х
3.30 V	Х	OX	Х	1	0	1	Х	Х
3.41 V	X	X	Х	1	1	0	Х	Х
3.74 V	XX	Х	Х	1	1	1	Х	Х
OTG_UVLO sensor source	13/10							
Analog comparator	X	Х	Х	Χ	Х	Χ	0	Х
Fuel gauge ADC	Х	Х	Х	Х	Х	Х	1	0
Analog comparator or fuel gauge ADC	Х	Х	Х	Х	Х	Х	1	1
BQ configuration			•		Addres	ss: C13h	1	•
Register ID: CC_CFG[7	:0]			Тур	e: R/W	(OTP/mi	rror)	
Fuel gauge ESR measurements				<u></u>		<u>. </u>	<u> </u>	
Disabled	0	Х	Х	Х	Х	Χ	Х	Х
Enabled	1	Х	Х	Х	Х	Х	Х	Х
Not used	ı	1	ı		ı			
Not used	Х	0	0	Х	Х	Х	Х	Х
Fast charge current	1	1	1	1	1		1	1
450 mA	Х	Х	Х	0	0	0	Х	Х
600 mA	Х	Х	Х	0	0	1	Х	Х
750 mA	Х	Х	Х	0	1	0	Х	Х
900 mA	Х	Х	Х	0	1	1	Х	Х
1050 mA	Х	Х	Х	1	0	0	Х	Х
1200 mA	Х	Х	Х	1	0	1	Х	Х
1350 mA	Х	Х	Х	1	1	0	Х	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1500 mA	X	X	X	1	1	1	X	X
Precharge current	Į.		Į.					
100 mA	Х	Х	Х	Χ	Х	Χ	0	0
150 mA	Х	Х	Х	Х	Х	Х	0	1
200 mA	Х	Х	Х	Х	Х	Х	1	0
550 mA	Х	Х	Х	Х	Х	Х	1	1
BQ configuration			Address: C14h					
Register ID: CCMP_CFG	[7:0]			Ту	e: R/W	(OTP/mi	rror)	
Hot floating voltage compensation)							
Disable	0	Х	Χ	Х	Х	Х	Х	Х
Enable	1	X	X	Х	Х	Х	Х	Х
Cold float voltage compensation								
Disable	X	0	Х	Х	Х	Х	Х	Х
Enable	X	1	Х	Х	Х	Х	Х	Х
Hot float current compensation			5					
Disable	Х	XO	0	Х	Х	Х	Х	Х
Enable	Х	X	1	Х	Х	Х	Х	Х
Cold float current compensation	20	· · Oly						
Disable	OX (X	Х	0	Х	Х	Х	Х
Enable	X	Х	Х	1	Х	Х	Х	Х
Charge current compensation	911.							
450 mA	Х	Х	Х	Х	0	0	0	0
600 mA	Х	Х	Х	Х	0	0	0	1
750 mA	Х	Х	Х	X	0	0	1	0
900 mA	Х	X	Х	Х	0	0	1	1
1050 mA	Х	Х	Х	Х	0	1	0	0
1200 mA	Х	Х	Х	Х	0	1	0	1
1350 mA	Х	Х	Х	Х	0	1	1	0
1500 mA	Х	Х	Х	Х	0	1	1	1
100 mA	Х	Х	Х	Х	1	0	0	0
150 mA	Х	Х	Х	Х	1	0	0	1
200 mA	Х	Х	Х	Х	1	0	1	0
550 mA	Х	X	Х	Х	1	0	1	1
BQ configuration Register ID: FV_CFG[7:	:0]			Tyr		ss: C15h (OTP/mi		
Not used						-	<u> </u>	
Not used	0	Х	Х	Х	Х	Х	Х	Х
Charger floating voltage	<u>I</u>	l .	<u>I</u>	<u>I</u>	l .	<u> </u>	l .	<u> </u>
3.46 V	Х	0	0	0	0	0	0	0
		1	1		1		1	

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3.47 V	Х	0	0	0	0	0	0	1
3.48 V	Χ	0	0	0	0	0	1	0
				-			-	
4.71 V	Х	1	1	1	1	1	0	1
4.72 V	Х	1	1	1	1	1	1	0
4.73 V	Х	1	1	1	1	1	1	1
BQ configuration				(S)	Addre	ss: C16h	1	
Register ID: FVC_CFG[7	': 0]			Тур	e: R/W	(OTP/mi	rror)	
Not used		Į.	1		-			
Not used	0	Х	Χ	Х	Х	Χ	Х	Х
Floating voltage				-			I	L
0.00 V	Χ	0	0	0	0	0	0	0
0.01 V	Х	0	0	0	0	0	0	1
0.02 V	X	0	0	0	0	0	1	0
1.25 V	X	1 <	871	1	1	1	0	1
1.26 V	Х	,.fo	NOT THE	1	1	1	1	0
1.27 V	X	Olas	1	1	1	1	1	1
BQ configuration Register ID: TMP_CFG[7	(0:	USI CE		Тур		ss: C17h (OTP/mi		
FG scratchpad access	777.21							
Starts on rising edge of LONG_WAIT_TIME	0	Х	Х	Х	Х	Х	Х	Х
May start anytime LONG_WAIT_TIME is high (default)	1	Х	Х	Х	Х	Х	Х	Х
Reserved								
Reserved	Х	R	R	Х	Х	Х	Х	Х
VCHG output pin	1	1	ı	ı	ı	1	ı	ı
Disabled	Х	Х	Х	0	Х	Х	Х	Х
Enabled	Х	Х	Х	1	Х	Х	Х	Х
Internal temperature regulation Digitally controlled input current regu	lation ma	intains μ	ore-dete	rmined di	e tempe	rature		
Disabled	Χ	Х	Х	Χ	0	Χ	Х	Х
Enabled	Χ	Х	Х	Х	1	Χ	Х	Х
Internal temperature compensation Limits the minimum input current sett		g tempe	rature re	egulation				
Current limit to 0000b	X	Х	Х	Х	Х	0	Х	Х
Current limit to 15% lower of programmed setting	Х	Х	Х	Х	Х	1	Х	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Internal temperature compensatio Sets the response speed of the them	-							
350 ms	Х	Х	Х	Х	Х	Χ	0	0
700 ms	Х	Х	Х	Х	Х	Х	0	1
1.4 s	Х	Х	Х	Х	Х	Х	1	0
2.8 s	X	Х	Х	Χ	X	Χ	1	1
BQ configuration				(6)	Addres	ss: C18h	l	
Register ID: SA_CFG[7	:0]		Type: R/W (OTP/mirror)					
Reserved			1					
Reserved	R	R	R	R	R	R	R	Х
Charger configuration access Allows access to the charger configu	ration reg	gisters	1					
Enabled	X	Х	Х	Х	Х	Χ	X	0
Disabled	Х	Х	Х	Х	Х	Х	Х	1
BQ configuration			Α.		Addre	ss: C19h	1	
Register ID: C19[7:0]		<	52 14:1	Ту	e: R/W	(OTP/mi	rror)	
Reserved		1.5	VIE .					
Reserved	R	X	Х	Χ	Х	Χ	Х	Х
Reload option (write protection)	3	THE	·	l .			l.	l .
Default configuration	X	0	Х	Х	Х	Χ	Х	Х
Charger and fuel gauge are writable	g/v X	1	Х	Х	Х	Х	Х	Х
Reserved								
Reserved	Х	Х	R	R	R	Х	Х	Х
Internal temperature limit		·	·	l .			l.	l .
Enabled	Х	Х	Х	Х	Х	0	Х	Х
Disabled	Х	Х	Х	Х	Х	1	Х	Х
Reserved		•	•		•		•	
Reserved	Х	Х	Х	Х	Х	Х	Х	0
Shutdown pin polarity							I	
Active high	Х	Х	Х	Χ	Х	Χ	Х	0
Active low	Х	Х	Х	Х	Х	Х	Х	1
BQ configuration					Addres	ss: C1Ah	1	
Register ID: C1A[7:0]]			Тур	oe: R/W	(OTP/mi	rror)	
Reserved		<u> </u>						
Reserved	R	R	Х	Х	Х	Х	Х	Х
Reload on USBIN unplug		1	1	1	1		I .	I .
Enabled	Х	Х	0	Х	Х	Х	Х	Х
Disabled	Х	Х	1	Х	Х	Х	Х	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved								
Reserved	Х	Х	Х	R	R	Χ	Х	Х
Shutdown command polarity								
Active high	Х	Х	Х	Х	Х	0	Х	Х
Active low	Х	Х	Х	Х	Х	1	Х	Х
Shutdown command use								
Enabled	Х	Х	Х	X	Х	Х	0	Х
Disabled	Х	Х	X	X	X	Х	1	Х
Shutdown pin use								
Enabled	Х	X	Χ	X	Х	Х	Х	0
Disabled	Х	Х	X	Х	Х	Х	Х	1
BQ configuration			l.		Addres	ss: C1Bh	1	
Register ID: C1B[7:0]				Тур	e: R/W	(OTP/mi	rror)	
Fuel gauge disable		1						
Enabled normally (default)	0	X	5 x <	Χ	Х	Χ	Х	Х
Reserved	0	.50	X	Х	Х	Х	Х	Х
Allows command bit disable of FG	1	0713	X	Х	Χ	Х	Х	Х
Fuel gauge disabled	120	. O	Х	Х	Х	Х	Х	Х
Reserved	0, 4	J. D.						
Reserved	X	Х	R	R	R	R	R	R

Table 5-2 Battery charger status

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BQ configuration Register ID: CMD_CFG[7	7:0]			Тур	7 10.01.0	ss: C42h (OTP/mi		
Not used	<u> </u>							
Not used	0	0	Х	Χ	Х	Χ	Χ	Х
Charging enabled [if configured by	/ T1Eh[4	4])						
Reserved	Х	Х	1	Х	Х	Х	Х	Х
SYSON LDO command (if configured by INPUT_CFG[6:5]) Enables the SYSON LDO								
Enabled	Х	Χ	Х	1	Х	Χ	Χ	Х
STAT pin								
Turn off STAT pin	Х	Χ	Х	Χ	1	Χ	Χ	Х
Pre- to fast charge enabled								
Enabled	Х	Х	Х	Х	Х	1	Х	Х
Charging enabled (polarity determ	ined by	CHG_C	FG[6])					
Enabled	Х	Χ	Х	Χ	Х	Χ	1	X

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OTG enabled	•		•	•	•			
Enabled	Х	Х	Х	Х	Х	Х	Х	1
BQ configuration	•				Addres	ss: C48h	ì	
Register ID: STAT0[7:	0]			Тур	e: R/W	(OTP/mi	rror)	
AICL status		<u> </u>						
Not done	0	Х	Х	Х	Х	Х	Х	Х
Done	1	Х	Х	X	Х	Χ	Х	Х
Input current limit status	1	l .					ı	
500 mA	Х	1	Х	X	Х	Χ	Х	Х
100 mA	Х	0	1	X	Х	Χ	Х	Х
275 mA	Х	0	0	1	Х	Х	Х	Х
300 mA	Х	0	0	0	0	0	0	0
400 mA	X	0	0	0	0	0	0	1
1500 mA	X	0	0	0	1	1	1	1
BQ configuration			5 10		Addre	ss: C49h	Ì	
Register ID: STAT1[7:	0]	20	1, 5/1.	Тур	e: R/W	(OTP/mi	rror)	
Hard limit status	·	07.3	Here and the second					
Not active	0 1	X	Х	Х	Х	Χ	Х	Х
Active	Ŷ,	X	Х	Х	Х	Х	Х	Х
Float voltage (after compensation	J. 7/6							
3.46 V	Х	0	0	0	0	0	0	0
3.47 V	Х	0	0	0	0	0	0	1
3.48 V	Х	0	0	0	0	0	1	0
				-			-	-
4.71 V	Х	1	1	1	1	1	0	1
4.72 V	Х	1	1	1	1	1	1	0
4.73 V	Х	1	1	1	1	1	1	1
BQ configuration					Addres	ss: C4Ah	1	
Register ID: STAT2[7:	0]			Ту	oe: R/W	(OTP/mi	rror)	
Not used								
Not used	0	0	Х	Х	Х	Χ	Х	Χ
Fast charge status				· · · · · · · · · · · · · · · · · · ·	-			
Not active	Х	Х	0	Х	Х	Χ	Х	Х
Active	Х	Х	1	Х	Х	Х	Х	Х
Fast charge current								
450 mA	Х	Х	Х	0	0	0	Х	Х
600 mA	Х	Х	Х	0	0	1	Х	Х
750 mA	Х	Х	Х	0	1	0	Х	Х
900 mA	Х	Х	Х	0	1	1	Х	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1050 mA	Х	Х	Х	1	0	0	Х	Х
1200 mA	Х	Х	Х	1	0	1	Х	Х
1350 mA	Х	Х	Х	1	1	0	Х	Х
1500 mA	Х	Х	Х	1	1	1	Х	Х
Precharge current								
100 mA	Х	Х	Х	Х	Х	Х	0	0
150 mA	Х	Х	Х	X	Х	Х	0	1
200 mA	Х	Х	Х	X	Х	Х	1	0
550 mA	Х	Х	X	X	Х	Х	1	1
BQ configuration			0		Addres	ss: C4Bh	1	
Register ID: STAT3[7:	0]	- 0		Тур	oe: R/W	(OTP/mi	rror)	
Not used								
Not used	0	0	Х	Χ	Х	Х	Х	Х
Charging done status								
No charging done since charging enabled	Х	Х	50,11	X	Х	Х	Х	Х
At least one charging cycle done has been terminated since charging was enabled	Х	10 X	N. C.	Х	Х	Х	Х	Х
Battery status	3	Wall						
Battery > 2 V	X	Х	Х	0	Х	Х	Х	Х
Battery < 2 V	XX	Х	Х	1	Х	Х	Х	Х
Charging hold off status								
Not in hold off	Х	Х	Х	Х	0	Х	Х	Х
In hold off	Х	Х	Х	Х	1	Х	Х	Х
Charging status	•							
No charging	Х	Х	Х	Х	Х	0	0	Х
Precharging	Х	Х	Х	Х	Х	0	1	Х
Fast charging	Х	Х	Х	Х	Х	1	0	Х
Taper charging	Х	Х	Х	Х	Х	1	1	Х
Charging disabled	Х	Х	Х	Х	Х	Х	Х	0
Charging enabled	Х	Х	Х	Х	Х	Х	Х	1
BQ configuration	-				Addres	ss: C4Ch	1	
Register ID: STAT4[7:	0]	Type: R (OTP/mirror)						
Not used		•						
Not used	0	0	Х	Χ	Х	Х	Х	Х
Cycle stretch	1							
Inactive	Х	Х	0	Χ	Х	Х	Х	Х
Active	Х	Х	1	Х	Х	Х	Х	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Pre-sleep from fuel gauge								
Inactive	Х	Х	Х	0	Х	Х	Х	Х
Active	Х	Х	Х	1	Х	Х	Х	Х
Fuel gauge watchdog expired	l		·I	I	I	I	l .	l .
Inactive	Х	Х	Х	Х	0	Χ	Х	Х
Active	Х	Х	Х	Х	1	Х	Х	Х
Shutdown allowed				9				
Inactive	Х	Х	X	Х	X	0	Х	Х
Active	Х	Х	Х	Х	Х	1	Х	Х
Update SOC								
Inactive	Х	Х	X	Х	Х	Χ	0	Х
Active	Х	X	Х	Х	Х	Х	1	Х
Reconnect match		U		-			· · · · · · · · · · · · · · · · · · ·	-
Inactive	Х	Х	Х	Х	Х	Х	Х	0
Active	Х	Х	ζX. _{<}	X	Х	Х	Х	1
BQ configuration		3	1. S. C. C.		Addres	ss: C4Dh	ı	
Register ID: PART_ID1[7	7:0]	07.	Hija	T	ype: R (OTP/mir	ror)	
Customer program mode status	2). On						
Customer programming pulse active	, G	Х	Х	Х	Х	Х	Х	Х
Part identifier	917.						•	•
13	0	0	0	1	0	0	1	1
BQ configuration					Addres	ss: C4Eh	1	
Register ID: PART_ID2[7	7:0]			T	ype: R (OTP/mir	ror)	
Part identifier								
60								
BQ configuration					Δddre	ss: C50h		
Register ID: IRQ_A[7:0)1			T [*]		OTP/mir		
Hot hard limit	-				. (,	
Triggered interrupt	1	Х	Х	Х	Х	Х	Х	Х
Interrupt active	X	1	X	X	X	X	X	X
Cold hard limit	<u> </u>	1		<u> </u>	<u> </u>	<u> </u>	<u> </u>	1
	Х	Х	1	Х	Х	Х	Х	Х
Triggered interrupt	. ^		+		X	X		X
Triggered interrupt Interrupt active	Х	Х	l X	1	_ ^	_ ^	. X	
Interrupt active	Х	Х	Х	1	_ ^	^	Х	Λ
	X	X	X	1 X	1	X	X	X

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Cold soft limit		<u>I</u>		I.	ı		I			
Triggered interrupt	Х	Х	Х	Х	Х	Х	1	Х		
Interrupt active	Х	Х	Х	Х	Х	Χ	Х	1		
BQ configuration					Addres	ss: C51h) 	•		
Register ID: IRQ_B[7:	0]			T	ype: R (OTP/mir	ror)			
Battery terminal removed from cha	arger	I.								
Triggered interrupt	1	Х	Х	X	Х	Χ	Х	Х		
Interrupt active	Х	1	Х	X	X	X	Х	Х		
Battery missing from pin										
Triggered interrupt	Х	X	1	Х	Х	Χ	Х	Х		
Interrupt active	Х	Х	Х	1	Х	Х	Х	Х		
Low battery voltage										
Triggered interrupt	X	X	Х	Х	1	Χ	Х	Х		
Interrupt active	Х	Х	Х	Х	Х	1	Х	Х		
Internal temperature limit 140°C		,	5 1							
Triggered interrupt	Х	X	X	Х	Х	X	1	Х		
Interrupt active	Х	.OX	X	Х	Х	Χ	Х	1		
BQ configuration	2	J. 62			Addre	ss: C52h	1			
Register ID: IRQ_C[7:	0] 02 7	Tio.	Type: R (OTP/mirror)							
Pre to fast voltage	12/10	•								
Triggered interrupt	1	Х	Х	Х	Х	Χ	Х	Х		
Interrupt active	Х	1	Х	Х	Х	Χ	Х	Х		
Recharge										
Triggered interrupt	Х	Х	1	Х	Х	Х	Х	Х		
Interrupt active	Х	Х	Х	1	Х	Х	Х	Х		
Taper charging										
Triggered interrupt	Х	Х	Х	Х	1	Х	Х	Х		
Active status	Х	Х	Х	Х	Х	1	Х	Х		
Termination										
Triggered interrupt	Х	Х	Х	Х	Х	Х	1	Х		
Active status	Х	Х	Х	Х	Х	Х	Х	1		
BQ configuration					Addres	ss: C53h	1			
Register ID: IRQ_D[7:	0]		Type: R (OTP/mirror)							
Battery OV		Į.								
Triggered interrupt	1	Х	Х	Х	Х	Х	Х	Х		
Active status	Х	1	Х	Х	Х	Χ	Х	Х		
AICL done										
Triggered interrupt	Х	Х	1	Х	Х	Х	Х	Х		
· · · · · · · · · · · · · · · · · · ·	1	1	1	1	<u> </u>		1	l		

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Active status	Х	Х	Х	1	Х	Х	Х	Х
Charge timeout								
Triggered interrupt	Х	Х	Х	Х	1	Χ	Х	Х
Active status	Х	Х	Х	Х	Х	1	Х	Х
Precharge timeout								
Triggered interrupt	Х	Х	Х	Х	Х	Χ	1	Х
Active status	Х	Х	Х	Χ	Х	Χ	Х	1
BQ configuration)				Addre	ss: C54h	1	
Register ID: IRQ_E[7	ster ID: IRQ_E[7:0] Type: R (OTP/mirror)						ror)	
Charge inhibit Prevents charge initiation upon por	wer cycling	g unless i	recharge	voltage	is met			
Triggered interrupt	1	X	Х	Х	Х	Χ	Х	Х
Active status	X	1	Х	Х	Х	Х	Х	Х
Not used	, (
Not used	Х	Х	<u>ر</u> 1	1	Х	Х	X	Х
USB input OV lockout status		0	5 (1/1)					
Triggered interrupt	X	X	X	Х	1	Χ	Х	Х
Active status	X	X	Х	Х	Х	1	Х	Х
USB input UV lockout status	03	Nai						
Triggered interrupt	X	Х	Х	Х	Х	Χ	1	Х
Active status	X	Х	Х	Х	Х	Χ	Х	1
BQ configuration	8				Addre	ss: C55h	1	
Register ID: IRQ_F[7	7:0]			T	ype: R (OTP/mir	ror)	
OTG over current								
Triggered interrupt	1	Х	Х	Х	Х	Χ	Х	Х
Active status	Х	1	Х	Х	Х	Χ	Х	Х
OTG fail								
Triggered interrupt	Х	Х	1	Х	Х	Χ	Х	Х
Active status	Х	Х	Х	1	Х	Х	Х	Х
Not used								
Not used	Х	Х	Х	Х	1	1	Х	Х
Power OK								
Triggered interrupt	Х	Х	Х	Х	Х	Х	1	Х
Active status	Х	Х	Х	Х	Х	Χ	Х	1
BQ configuration	BQ configuration Address: C56h							
Register ID: IRQ_G[Type: R (OTP/mirror)							
Not used								
Not used	1	1	Х	Х	Х	Χ	Х	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Watchdog timeout								
Triggered interrupt	Х	Х	1	Х	Х	Χ	Х	Х
Active status	Х	Х	Х	1	Х	Х	Х	Х
Charger error								
Triggered	Х	Х	Х	Х	1	Х	Х	Х
active status	Х	Х	Х	Х	Х	1	Х	Х
Delta SoC alert SoC has exceeded the delta SoC lim	nit							
Triggered interrupt	Х	Х	Х	X	Х	Χ	1	Х
Active status	Х	Х	X	Х	Х	Χ	Х	1
BQ configuration		1			Addre	ss: C57h	1	
Register ID: IRQ_H[7:	0]		Type: R (OTP/mirror)					
Full SoC alert		U	-					
Triggered interrupt	1	Х	Х	Х	Х	Х	Х	Х
Active status	Х	1	ΔX	Х	Х	Х	Х	Х
Empty SoC alert		20	5 5/1/2					
Triggered interrupt	Х	X	1	Х	Х	Χ	Х	Х
Active status	X	X	Х	1	Х	Χ	Х	Х
Maximum SoC alert	03	Nai						
Triggered interrupt	X	Х	Х	Х	1	Χ	Х	Х
Active status	9/ ₂ X	Х	Х	Х	Х	1	Х	Х
Minimum SoC alert								
Triggered interrupt	Х	Х	Х	Х	Х	Χ	1	Х
Active status	Х	Х	Х	Х	Х	Х	Х	1
BQ configuration					Addre	ss: C58h	1	
Register ID: IRQ_I[7:0]			T	ype: R (OTP/mir	ror)	
Battery ID complete								
Triggered interrupt	1	Х	Х	Х	Х	Χ	Х	Х
Battery ID results	·	I.		Į.	II.		ı	
Battery ID not complete	Х	0	0	0	Х	Х	Х	Х
Battery ID result error	Х	1	0	0	Х	Х	Х	Х
R = 1.5 kΩ	Х	1	0	1	Х	Х	Х	Х
R = 2.2 kΩ	Х	1	1	0	Х	Χ	Х	Х
$R = 4.7 \text{ k}\Omega$	X	1	1	1	Х	Х	Х	Х
FG data recovery suggested								
Triggered interrupt	Х	Х	Х	Х	1	Χ	Х	Х
Active status	Х	Х	Х	Х	Х	1	Х	Х
FG register access allowed								
Triggered interrupt	Х	Х	Х	Х	Х	Х	1	Х

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Active status	Х	Х	Х	Х	Х	Х	Х	1

5.2 Fuel gauge registers

Table 5-3 provides the user-programmable registers of the SMB1360 fuel gauge. All registers are in nonvolatile memory. The parameters can be altered after the software changes the battery profile, and should be reinitialized upon power loss or battery reconnection. All registers are populated with an OTP-defined programmable value; the provided addresses are referring to the location in SRAM.

It is prohibited to write to any location not specifically mentioned in the tables below. The fuel gauge slave address = $xxxx \times x00xb$.

Table 5-3 Fuel gauge configuration registers

Register ID	YS configuration: s: CUTOFF_VOLTA OFF_VOLTAGE [15		Address: FGR0Ch-0Dh Type: R/W							
System cut-off	voltage associated	with 0%	System	SoC						
0.00	[7:0]	0	.00	100	0	0	0	0	0	
	[15:8]	0 .	000	0	0	0	0	0	0	
152.6 μV	[7:0]	0	0	0	0	0	0	0	1	
	[15:8]	00 %	0	0	0	0	0	0	0	
305.2 μV	[7:0]	0	0	0	0	0	0	1	0	
	[15:8]	0	0	0	0	0	0	0	0	
	[7:0]				-		-			
	[15:8]						-	-		
5.00–152.6 μV	[7:0]	1	1	1	1	1	1	1	1	
5.00–152.6 μV	[15:8]	0	1	1	1	1	1	1	1	
n/a	[7:0]	Х	Х	Х	Х	Х	Х	Х	Х	
	[15:8]	1	Х	Х	Х	Х	Х	Х	Х	
Register IDs:	YS configuration: TERMCURRENT_F CURRENT_FAKE [1		0],		Ac		FGR0Eh e: R/W	-0Fh		
Termination cui	rrent associated to	100% Sy	stem S	оС	1		T		T	
0.00A	[7:0]	0	0	0	0	0	0	0	0	
	[15:8]	0	0	0	0	0	0	0	0	
76.3 µA	[7:0]	0	0	0	0	0	0	0	1	
	[15:8]	0	0	0	0	0	0	0	0	
152.6 μΑ	[7:0]	0	0	0	0	0	0	1	0	
	[15:8]	0	0	0	0	0	0	0	0	
	[7:0]						-	-		
	[15:8]									

250–76.3 μΑ	[7:0]	1	1	1	1	1	1	1	1
	[15:8]	0	1	1	1	1	1	1	1
-250	[7:0]	0	0	0	0	0	0	0	1
	[15:8]	1	0	0	0	0	0	0	0
-2.50 + 76.3 μA	[7:0]	0	0	0	0	0	0	1	0
	[15:8]	1	0	0	0	0	0	0	0
	[7:0]						-	-	
	[15:8]						-	-	
0.00–76.3 μΑ	[7:0]	1	1	1	1	1	1	1	1
	[15:8]	1	1	1	1	1	1	1	1
Register IDs	SYS configuration: : OTG_LOWSOC_TI [7:0]	HRESHO	LD	2			s: FGR10 e: R/W)h	
Low SoC interr 8-bit unsigned n	rupt threshold umber, LSB = 0.4%			ь					
0%	[7:0]	0	0	0	0	0	0	0	0
				<u> </u>	-		-	-	
	[7.0]	0	1.5	210	1	1	1	0	1
50.00%	[7:0]	0							
50.00%	[7:0]		1.50	NO.	-				
100%	[7:0]		0 1,50	1	. 1	. 1	. 1	1	1
100%		1 3	ALCON TO SERVICE STATE OF THE PERSON OF THE	1	1	1 Address		1	
100% Register IDs: A	[7:0] SYS configuration: ARECH_LOWSOC_ [7:0]	1 3	ALCON TO SERVICE STATE OF THE PERSON OF THE	1	1	1 Address	1 s: FGR11	1	
100% Register IDs: A	[7:0] SYS configuration: ARECH_LOWSOC_ [7:0] SoC threshold	1 3	ALCON TO SERVICE STATE OF THE PERSON OF THE	0	1	1 Address	1 s: FGR11	1	
Register IDs: A Recharge low S 8-bit unsigned n	[7:0] SYS configuration: ARECH_LOWSOC_ [7:0] SoC threshold umber, LSB = 0.4%	1 THRESH	OLD		1	1 Address Type	1 s: FGR11 e: R/W	1 h	1
Register IDs: A Recharge low S 8-bit unsigned in	[7:0] SYS configuration: ARECH_LOWSOC_ [7:0] SoC threshold umber, LSB = 0.4%	THRESH	OLD 0	0	0	1 Address Type	1 s: FGR11 e: R/W	1 h	0
Register IDs: A Recharge low S 8-bit unsigned n 0%	[7:0] SYS configuration: ARECH_LOWSOC [7:0] SoC threshold umber, LSB = 0.4% [7:0]	THRESH	OLD 0 .	0	0	1 Address Type	1 e: FGR11 e: R/W	1 h	0
Register IDs: A Recharge low S 8-bit unsigned in 0% 50.00%	[7:0] SYS configuration: ARECH_LOWSOC [7:0] SoC threshold umber, LSB = 0.4% [7:0]	THRESH	OLD 0 .	0 . 1	0	1 Address Type 0 . 1	1 e: FGR11 e: R/W	1 h	0
Register IDs: A Recharge low 8 8-bit unsigned n 0% 50.00% 100%	[7:0] SYS configuration: ARECH_LOWSOC_ [7:0] SoC threshold umber, LSB = 0.4% [7:0]	0 0	0	0 . 1	0	1 Address Type 0 . 1 . 1	1 e: FGR11 e: R/W	1	0 . 1
Register IDs: A Recharge low S 8-bit unsigned n 0% 50.00%	[7:0] SYS configuration: ARECH_LOWSOC_ [7:0] SoC threshold umber, LSB = 0.4% [7:0] [7:0]	0 0	0	0 . 1	0	1 Address Type 0 . 1 . 1 Address	1 s: FGR11 e: R/W 0 . 1 . 1	1	0 . 1
Register IDs: Recharge low S 8-bit unsigned in 0% 50.00% 100% Register ID JEITA cold (had	[7:0] SYS configuration: ARECH_LOWSOC [7:0] SoC threshold umber, LSB = 0.4% [7:0] [7:0] [7:0] SYS configuration:	0 0 0 1	0	0 . 1	0	1 Address Type 0 . 1 . 1 Address	1 s: FGR11 e: R/W 0	1	0 . 1
Register IDs: Recharge low S 8-bit unsigned in 0% 50.00% 100% Register ID JEITA cold (had	[7:0] SYS configuration: ARECH_LOWSOC [7:0] SoC threshold umber, LSB = 0.4% [7:0] [7:0] [7:0] SYS configuration: DS: JEITA_HARD_Cond indicate the configuration of th	0 0 0 1	0	0 . 1	0	1 Address Type 0 . 1 . 1 Address	1 s: FGR11 e: R/W 0	1	0 . 1
Register IDs: A Recharge low 8 8-bit unsigned n 0% 50.00% 100% Register IE JEITA cold (halin degrees Kelvi	[7:0] SYS configuration: ARECH_LOWSOC_ [7:0] SoC threshold umber, LSB = 0.4% [7:0] [7:0] SYS configuration: DS: JEITA_HARD_Control to the persure threshold in; T = 243 + decimal	0 . 0 . 1	0	0 1 1	0	1 Address Type 0 . 1 . 1 Address Type	1 s: FGR11 e: R/W 0 . 1 . 1 s: FGR12 e: R/W	1	0
Register IDs: Recharge low S 8-bit unsigned in 0% 50.00% 100% Register ID JEITA cold (had in degrees Kelvit) 243 K	[7:0] SYS configuration: ARECH_LOWSOC [7:0] SoC threshold umber, LSB = 0.4% [7:0] [7:0] [7:0] SYS configuration: Os: JEITA_HARD_Control in; T = 243 + decimal [7:0]	0	0	0 1 1	0	1 Address Type 0 . 1 . 1 Address Type 0	1 s: FGR11 e: R/W 0 . 1 . 1 s: FGR12 e: R/W	1 0	0
Register IDs: A Recharge low S 8-bit unsigned in 0% 50.00% 100% Register IE JEITA cold (hai in degrees Kelvit 243 K 244 K	[7:0] SYS configuration: ARECH_LOWSOC_ [7:0] SoC threshold umber, LSB = 0.4% [7:0] [7:0] SYS configuration: Os: JEITA_HARD_Control temperature three in; T = 243 + decimal [7:0] [7:0]	0	0	0 1 1	0	1 Address Type 0 . 1 . 1 Address Type 0	1 s: FGR11 e: R/W 0 . 1 . 1 s: FGR12 e: R/W	1 0	0
Register IDs: Recharge low S 8-bit unsigned in 0% 50.00% 100% Register IE JEITA cold (hai in degrees Kelvii 243 K 244 K	[7:0] SYS configuration: ARECH_LOWSOC [7:0] SoC threshold umber, LSB = 0.4% [7:0] [7:0] SYS configuration: Os: JEITA_HARD_Control in; T = 243 + decimal [7:0] [7:0] [7:0] [7:0]	0 0 0 1 0 0 1 0 eshold equivale 0 0	0 0	0	0	1 Address Type 0 . 1 . 1 Address Type 0 0	1 s: FGR11 e: R/W 0	1 0	0

Register	SYS configuration IDs: JEITA_HARD_			Address: FGR13h Type: R/W					
_	ard) temperature th vin; T = 243 + decim		nt. LSB:	=1 K					
243K	[7:0]	0	0	0	0	0	0	0	0
244K	[7:0]	0	0	0	0	0	0	0	1
	[7:0]						-		
273K	[7:0]	1	0	0	0	0	1	1	1
	[7:0]				0		-	-	
528K	[7:0]	1	1	1 1 1 1 1					

528K	[7:0]	1	1	1	1	1	1	1	1
	FG interrupt:			N	Δ		: FGSW2	4h	
Regis	ster IDs: IRQ_SOC_MA	X [7:0]				Тур	e: R/W		
High SoC in:	terrupt threshold								
0%	[7:0]	0	0	0	0	0	0	0	0
0.4%	[7:0]	0	0	0	0	0	0	0	1
	[7:0]			4.0			•	-	
100%	[7:0]	1	10	(10)	1	1	1	1	1
İ	FG interrupt:		7.73	Hillian	A	ddress	: FGSW2	5h	
Regis	ster IDs: IRQ_SOC_MII	N [7:0]	. OLL			Тур	e: R/W		
Low SoC Int	terrupt threshold	03 1	(B)	-			·		
0%	[7:0]	0,0	0	0	0	0	0	0	0
0.4%	[7:0]	917.0	0	0	0	0	0	0	1
	[7:0]								
100%	[7:0]	1	1	1	1	1	1	1	1
	FG Interrupt:				A	ddress	FGSW2	6h	
Registe	er IDs: IRQ_VOLT_EMF	PTY [7:0]				Тур	e: R/W		
Low battery	voltage threshold for t	the empt	y interr	upt					
0%	[7:0]	0	0	0	0	0	0	0	0
0.4%	[7:0]	0	0	0	0	0	0	0	1
	[7:0]	-						-	
100%	[7:0]	1	1	1	1	1	1	1	1
İ	FG Interrupt:					ddross	: FGSW2	7h	
_	· IDs: B_TEMP_EXTERI	_],				e: R/W	711	
В_	_TEMP_EXTERNAL [15	5:8]				ı yp	5. IVVV		
System-prov	vided battery temperat	ure							
Offset that is map, LSB = 1	left shifted four bits and	applied t	to the te	mperatui	re base v	/alue coi	nstant co	nfiguratio	n OTP
243K	[7:0]	0	0	0	0	0	0	0	0
	[7:0]						-		
273K	[7:0]	0	0	0	<u>·</u> 1	0	1	1	1
	[7:0]				<u> </u>				
**	[J	•		ı	•	<u> </u>		I	l -

371K	[7:0]		0	1	1	1	1	1	1	1		
Register ID	FG interrups: IRQ_DELTAS		HRESHO	DLD		4		: FGSW2 e: R/W	8h			
	[7:0]						1 7 1					
Threshold or	the monotonic	syster	n SoC c	hange,	used to	issue tl	ne relate	d interru	ıpt			
0%	[7:0]		0	0	0	0	0	0	0	0		
0.4%	[7:0]		0	0	0	0	0	0	0	1		
	[7:0]		•			40				•		
100%	[7:0]		1	1	1	1	1	1	1	1		
Dominto	FG interru		N D [7.0	Address: FGSW29h								
Register	r IDs: JEITA_SO	FI_CO	טבט [7:0]	l			Тур	e: R/W				
-	soft) temperatu elvin; T = 243 + d			nt. LSB	= 1 K							
243K	[7:0]		0	0	0	0	0	0	0	0		
244K	[7:0]		0	0	0	0	0	0	0	1		
	[7:0]				-			•				
273K	[7:0]		1	0	<u></u>	0	0	1	1	1		
	[7:0]			0,	('71.)				-			
528K	[7:0]		1	\1 ['] }	1	1	1	1	1	1		
Pogisto	FG interruper IDs: JEITA_S		70 21.01	N. O.	Address: FGSW30h Type: R/W							
			- O.				тур	e: K/VV				
-	oft) temperature elvin; T = 243 + d	/	. /	nt. LSB	= 1 K							
243K	[7:0]	3 30)	0	0	0	0	0	0	0	0		
244K	[7:0]	40	0	0	0	0	0	0	0	1		
	[7:0]											
273K	[7:0]		1	0	0	0	0	1	1	1		
	[7:0]											
			•			•						
528K	[7:0]		1	1	1	1	1	1	1	1		
528K	[7:0] FG interru	ot:			+	1	-	1 FGSW2	-	1		
	<u> </u>		1		+	1	ddress:	-	-	1		
Regis	FG interru	LT_MIN	1 N [7:0]	1	+	1	ddress:	FGSW2	-	1		
Regis	FG interrupty voltage thresions interrupty LSB	LT_MIN	1 N [7:0]	1	+	1	ddress:	FGSW2	-	0		
Regis Empty batter Triggers batte	FG interrupter IDs: IRQ_VOOR voltage threstery interrupt, LSB	LT_MIN	1 N [7:0] mV = 5/	1 '2 ⁹	1	1 A	ddress:	FGSW2 e: R/W	Bh			
Regis Empty batter Triggers batte 2.50000 V	FG interrupter IDs: IRQ_VO	LT_MIN	1 N [7:0] mV = 5/	1 '2 ⁹	1	1 A	ddress:	FGSW2 e: R/W	Bh			
Regis Empty batter Triggers batte 2.50000 V	FG interrupter IDs: IRQ_VOOR voltage threstery interrupt, LSB	LT_MIN	1 N [7:0] mV = 5/ 0 .	1 2 ⁹ 0	0	1 A	Type	FGSW2 e: R/W	Bh	0		

Register II	FG interrupt: Register IDs: ESR_SYS_REPLACE [7:0]				Address: FGSW2Eh-2Fh Type: R/W						
Battery ESR v	alue provided by the	system	(RES)								
Real ESR resis	tance value = RES ×	2									
0 Ω to	[7:0]				See T	able 5-6	3				
maximum	[15:8]				See T	able 5-6	3				
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
FC	G SYS1 configuration: Address: 69h										
Regis	ster ID: SYS_CFG_1	[7:0]			Ту	e: R/W	(OTP mi	rror)			
Not used			W.	00.							
Reserved		R	R	R	R	R	R	Х	Х		
Batter	ry ID enable					•		•			
Enable	•	X	Х	Х	Χ	Х	Х	1	1		
Reserved		X	Х	Х	Χ	Х	Х	1	0		
	*	X	Х	χX	Х	Х	Х	0	1		
Disable		X	X	X	Χ	Х	Х	0	0		
FC	S SYS1 configuration	ո։	2.5	VIET .		Addre	ess: 69h				
Regis	ster ID: SYS_CFG_1	[7:0]	0 25	>.	Тур	e: R/W	(OTP mi	rror)			
Not used		3 1	air								
Reserved	3 6	R	R	R	R	R	R	Х	X		
Batter	ry ID enable	917.									
Enable	20 20	Х	Х	Х	Х	Х	Х	1	1		
Reserved	40	Χ	Х	Х	Χ	Х	Χ	1	0		
		Х	Х	Х	Х	Х	Х	0	1		
Disable		Х	Х	Х	Х	Х	Х	0	0		

5.3 Fuel gauge scratch pad register

To improve SoC accuracy with the generic battery profiles, seven parameters related to battery capacity and Coulomb counter coefficients may be adjusted via the fuel gauge scratchpad registers; address 80h through FFh.

The fuel gauge scratchpad parameters shown in Table 5-4 can be altered after the software changes the battery profile, and should be reinitialized upon power loss or battery reconnection.

- CC to SoC coefficient: This is defined as the ratio of mA-hour to reach taper charge divided by the total battery capacity. 16-bits programmable; half floating encoded and rounded to the nearest integer.
- **Actual battery capacity**: This parameter reflects the actual battery capacity, in mA-hour. 16-bits programmable with range up to 66.5 A-hour with 1 mA-hour resolution.
- SoC cutoff voltage: The SoC cutoff voltage reflects the minimum operating battery voltage. 16-bits programmable from 0 V to 5.0 V with 152 μV resolution.

- 100% termination current: The termination current occurs when the battery reaches 100% of SOC (monotonic). 16-bits programmable; set from 0 A to 2.5 A with 76 μA resolution.
- System CC to CV voltage: The float voltage is 10–20 mV lower than the constant voltage applied by the charger during Taper-charge. It is a negative value, from 0–5.0 V with 152 μV resolution. 16-bits programmable; half floating encoded and rounded to the nearest integer.
- Standby termination current: Reflects the current consumed by the system while in Standby mode. 16-bits programmable; positive value set from 0 A to 2.5 A with 76 μA resolution.
- Thermistor C1 Coefficient: C1 is the battery's NTC-type thermistor coefficient. See Table 5-5 for details. 16-bits programmable; half floating encoded and rounded to the nearest integer. Thermistor B-constant is available from the NTC-type thermistor datasheet. Table 5-5 lists corresponding constant "C1" in decimal and hex-format.

These registers are located in the fuel gauge scratchpad, and R/W access requires handshaking. All these registers are populated with an OTP-defined programmable value; the provided addresses are referring to the location in SRAM.

It is prohibited to write to any location not specifically mentioned in the tables below. The slave address = xxxx x00xb.

Table 5-4 Fuel gauge scratchpad registers

		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
FG scratchpad Register IDs: CC_TO_SOC_COEFF[7:0], CC_TO_SOC_COEFF[15:8]				Address: CBAh-CBBh Type: R/W (OTP/mirror)						
CC to SoC coe	efficient									
0 V	[7:0]				See T	able 5-6	;			
	[15:8]	See Table 5-6								
0.000152 V	[7:0]				See T	able 5-6	;			
	[15:8]	See Table 5-6								
0.000304 V	[7:0]	See Table 5-6								
	[15:8]				See T	able 5-6	3			
	[7:0]			See Table 5-6						
	[15:8]			See Table 5-6						
5.000000 V	[7:0]				See T	able 5-6	6			
	[15:8]				See T	able 5-6	;			
Register IDs:	7:0],	Address: CBEh-CBFh Type: R/W (OTP/mirror)								
Actual battery	capacity							•	•	
1 mA-hour	[7:0]	0	0	0	0	0	0	0	0	
	[15:8]	0 0 0 0 0 0						0	0	

		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2 mA-hour	[7:0]	0	0	0	0	0	0	0	1
	[15:8]	0	0	0	0	0	0	0	0
3 mA-hour	[7:0]	0	0	0	0	0	0	1	0
	[15:8]	0	0	0	0	0	0	0	0
	[7:0]				-			-	
	[15:8]				-			-	
66500 mA-hour	[7:0]	1	1	1	1,00	1	1	1	1
	[15:8]	1	1	1	1	1	1	1	1
FG scratchpad Register IDs: SOC_VCUTOFF[7:0], SOC_VCUTOFF[15:8]							CD3h-CI (OTP/mi		
SoC cutoff volta									
0 V	[7:0]	0	0	0	0	0	0	0	0
	[15:8]	0	0	0	0	0	0	0	0
0.000152 V	[7:0]	0	0	0	0	0	0	0	1
	[15:8]	0	0	SO «	0	0	0	0	0
0.000304 V	[7:0]	0	0.0	0	0	0	0	1	0
	[15:8]	0	JO 3	0	0	0	0	0	0
•••	[7:0]	120	.02		-		-	-	
	[15:8]	3 N	(3)		-		-	-	
5.000000 V	[7:0]	V ARE	1	1	1	1	1	1	1
	[15:8]	<u> 1</u>	1	1	1	1	1	1	1
	FG scratchpad er IDs: ITERM_100[TERM_100[15:8]	7:0],		Address: CD9h-CDAh Type: R/W (OTP/mirror)					
100% terminatio	n current								
0 A	[7:0]	0	0	0	0	0	0	0	0
	[15:8]	0	0	0	0	0	0	0	0
0.000076 A	[7:0]	0	0	0	0	0	0	0	1
	[15:8]	0	0	0	0	0	0	0	0
0.000152 A	[7:0]	0	0	0	0	0	0	1	0
	[15:8]	0	0	0	0	0	0	0	0
	[7:0]							-	
	[15:8]				-			-	
2.50000 A	[7:0]	1	1	1	1	1	1	1	1
	[15:8]	1	1	1	1	1	1	1	1

		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
_	FG scratchpad r IDs: SYS_CC_to_C YS_CC_to_CV [15:8]		[7:0], Address: CD5h-CD6h Type: R/W (OTP/mirror)						
System CC to	CV voltage		<u>'</u>						
0 V	[7:0]				See T	able 5-6	3		
	[15:8]				See T	able 5-6	6		
0.000076 V	[7:0]				See T	able 5-6	6		
	[15:8]				See T	able 5-6	6		
0.000152 V	[7:0]				See T	able 5-6	6		
	[15:8]			6	See T	able 5-6	6		
	[7:0]		- 0		See T	able 5-6	6		
	[15:8]				See T	able 5-6	6		
5.00000 V	[7:0]				See T	able 5-6	8		
	[15:8]	See Table 5-6							
	Ds: SYS_STDBY_TE S_STDBY_TERM [15		0.50	Mischill	Тур	oe: R/W	(OTP/mi	irror)	
0 A	[7:0]	20	. C. C.		See T	able 5-6			
O A	[15:8]	3, 12	10)			able 5-6			
0.000076 A	[7:0]	1. 200				able 5-6			
	[15:8]	Contract of the Contract of th				able 5-6			
0.000152 A	[7:0]				See T	able 5-6	6		
	[15:8]					able 5-6			
	[7:0]				See T	able 5-6	3		
	[15:8]				See T	able 5-6	6		
2.50000 A	[7:0]				See T	able 5-6	6		
[15:8] See Table 5-6									
Regis	[7:0], Address: CDBh-CDCh Type: R/W (OTP/mirror)								
Thermistor C1	BC1COEFF[15:8] coefficient								
2500–4100	[7:0]		See Table 5-5						
	[15:8]	See Table 5-5 See Table 5-6							

Table 5-5 Battery thermistor coefficients

В		C1	C1 (hex)	В	C1	C1 (hex)	В	C1	C1 (hex)
280	0	-3.9757	87F3	3300	-3.5023	8701	3800	-3.1171	863B
281	0	-3.9631	87ED	3310	-3.4920	86FB	3810	-3.1082	8637

В	C1	C1 (hex)	В	C1	C1 (hex)	В	C1	C1 (hex)
2820	-3.9600	87EB	3320	-3.4810	86F6	3820	-3.1291	8642
2830	-3.9567	87E9	3330	-3.4701	86F0	3830	-3.1201	863D
2840	-3.9429	87E2	3340	-3.4592	86EB	3840	-3.1111	8638
2850	-3.9292	87D8	3350	-3.4550	86E8	3850	-3.1022	8634
2860	-3.9156	87D4	3360	-3.4458	86E4	3860	-3.0933	862F
2870	-3.9020	87CD	3370	-3.4366	86DF	3870	-3.0844	862B
2880	-3.8886	87C6	3380	-3.4274	86DA	3880	-3.0756	8626
2890	-3.8991	87CC	3390	-3.4330	86DD	3890	-3.0669	8622
2900	-3.8669	87BB	3400	-3.4224	86D8	3900	-3.0582	861D
2910	-3.8631	87B9	3410	-3.4117	86D2	3910	-3.0507	8619
2920	-3.8515	87B3	3420	-3.4012	86CD	3920	-3.0438	8616
2930	-3.8457	87B1	3430	-3.3906	86C8	3930	-3.0370	8612
2940	-3.8327	87AA	3440	-3.3802	86C2	3940	-3.0334	8611
2950	-3.8197	87A3	3450	-3.3698	86BD	3950	-3.0316	8610
2960	-3.8067	879D	3460	-3.3595	86B8	3960	-3.0265	860D
2970	-3.7939	8796	3470	-3.3773	86C1	3970	-3.0257	860D
2980	-3.7811	878F	3480	-3.3673	86BC	3980	-3.0197	860A
2990	-3.7685	8789	3490	-3.3569	86B6	3990	-3.0114	8605
3000	-3.7600	8785	3500	-3.3467	86B1	4000	-3.0030	8601
3010	-3.7674	8788	3510	-3.3365	86AC	4010	-2.9946	85FD
3020	-3.7548	8782	3520	-3.3263	86A7	4020	-2.9863	85F8
3030	-3.7422	877C	3530	-3.3162	86A1	4030	-2.9780	85F4
3040	-3.7298	8775	3540	-3.3062	869C	4040	-2.9698	85F0
3050	-3.7174	876F	3550	-3.2962	8697	4050	-2.9616	85EC
3060	-3.7050	8768	3560	-3.2924	8695	4060	-2.9535	85E8
3070	-3.6928	8762	3570	-3.2841	8691	4070	-2.9454	85E4
3080	-3.7060	8769	3580	-3.2764	868D	4080	-2.9387	85E0
3090	-3.6938	8763	3590	-3.2756	868D	4090	-2.9324	85DD
3100	-3.6816	875C	3600	-3.2741	868C	4100	-2.9261	85DA
3110	-3.6694	8756	3610	-3.2660	8688	n/a	n/a	n/a
3120	-3.6574	8750	3620	-3.2562	8683	n/a	n/a	n/a
3130	-3.6454	874A	3630	-3.2465	867E	n/a	n/a	n/a
3140	-3.6335	8744	3640	-3.2369	8679	n/a	n/a	n/a
3150	-3.6217	873E	3650	-3.2273	8674	n/a	n/a	n/a
3160	-3.6364	8745	3660	-3.2177	866F	n/a	n/a	n/a
3170	-3.6246	873F	3670	-3.2082	866A	n/a	n/a	n/a
3180	-3.6128	8739	3680	-3.1988	8665	n/a	n/a	n/a
3190	-3.6010	8733	3690	-3.1894	8660	n/a	n/a	n/a
3200	-3.5894	872D	3700	-3.1810	865C	n/a	n/a	n/a
3210	-3.5778	8727	3710	-3.1733	8658	n/a	n/a	n/a
3220	-3.5663	8721	3720	-3.1681	8656	n/a	n/a	n/a

В	C1	C1 (hex)	В	C1	C1 (hex)	В	C1	C1 (hex)
3230	-3.5552	871C	3730	-3.1812	865C	n/a	n/a	n/a
3240	-3.5492	8719	3740	-3.1719	8658	n/a	n/a	n/a
3250	-3.5509	871A	3750	-3.1627	8653	n/a	n/a	n/a
3260	-3.5411	8715	3760	-3.1534	864E	n/a	n/a	n/a
3270	-3.5313	8710	3770	-3.1443	8649	n/a	n/a	n/a
3280	-3.5215	870B	3780	-3.1352	8645	n/a	n/a	n/a
3290	-3.5119	8706	3690	-3.1261	8640	n/a	n/a	n/a

16-bit information is stored as half floating point encoding which is partitioned in the following manner:

- Bits [15:11] = Exponent
- Bit [10] = Sign
- Bits [9:0] = Mantissa

Table 5-6 Half floating encoding

					-			000	1, 11,						
	E	kpone	nt		Sign	Mantissa									
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
+15 (offset b	oias	d with	а	1: Sign = -1	02.2	Note,								
Exp_value = 2 ⁿ where n = Exponent - 15 0: Sign = 1 Mantissa_value															
		: 15 - 15 = 0, := 2 ⁰ = 1													
Exan	nple #	1: half	floating	g enco	ded										
0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
Resu Decir Decir	mal va	lue = 5 lue = 1	Sign * (I * (2 ⁰ -	Exp_\ + 0 * 2	value + Mantiss	a_valu	e * 2 ^{(n}	- ¹⁰⁾)							
Exan	nple #2	2: half	floating	g enco	ded										
0	0	1	1	0	1	0	1	0	0	0	1	1	1	1	0
Result: Decimal value = Sign * (Exp_value + Mantissa_value * $2^{(n-10)}$) Decimal value = -1 * (0.001953125 + 286 * $2^{(-9-10)}$) \approx -0.0025															

5.4 Command sequences

5.4.1 Handshaking

The handshaking command sequence is required to access the fuel gauge memory.

NOTE: There is no guarantee of data integrity when the handshaking is not performed on the proper register range.

Table 5-7 Ranges requiring handshaking

Register map	Slave address	Handshaking	I ² C address	Description
Charger configuration/ trim/status/FG status	Programmed address and 1111 1 00 1	Yes	80-FF	Volatile memory mapping and FG scratchpad
FG configuration/ FG constants 256 bytes	Programmed address and 1111 1 01 1	Yes	00-FF	FG configuration
Battery profile A 256 bytes	Programmed address and 1111 1 10 1	Yes	00-FF	Battery profile A
Battery profile B 256 bytes	Programmed address and 1111 1111	Yes	00-FF	Battery profile B

Handshaking command sequence:

All of the following commands are assuming an I²C slave address of (programmed address and 1111 1001).

The sequence of operations is as follows:

- 1. Set $0x40[3] = 1 \rightarrow \text{Clear stretch indicator}$.
- 2. Set $0x40[5] = 1 \rightarrow \text{Request FG memory access.}$
- 3. Wait for $0x11[6] = 1 \rightarrow$ Wait for access granted (this is an interrupt so if the proper interrupt is enabled polling is not needed).
- 4. Perform queued R/W operations.
- 5. Set $0x40[5] = 0 \rightarrow \text{drop FG memory access request}$.
- 6. Check if 0x4C[5] = 1.
- 7. If 0x4C[5] = 1, write 0x40[3] = 1. If 0x4C[5] = 1, the access took too long. Multiple access resulting in 0x4C[5] = 1 will cause degraded FG accuracy.

5.4.2 Disable ESR pulse to reduce sleep current

The following sequences need to be added to reduce the current consumption approximately $\sim 40~\mu A$ during sleep:

Upon entering sleep execute

- \Box Set R13[7] = 0 disable sleep measurement
- Upon exiting sleep execute
 - \Box Set R13[7] = 1 enable sleep measurement
 - Using handshaking set the registers 0x9C = 0x00 and 0x9D = 0x00
- Upon poweron
 - \Box Set R13[7] = 1 enable sleep measurement



6 I²C programming information

6.1 Serial interface

Access to the configuration registers, general-purpose memory, and command and status registers is carried out over an industry standard 2-wire serial interface (I²C). SDA is a bidirectional data line and SCL is a clock input. Data is clocked in on the rising edge of SCL and clocked out on the falling edge of SCL. All data transfers begin with the MSB. During data transfers, SDA must remain stable while SCL is high. Data is transferred in 8-bit packets with an intervening clock period at which time an acknowledge (ACK) is provided by the device receiving data. The SCL high period (thigh) is used for generating start and stop conditions that precede and end most transactions on the serial bus. A high-to-low transition of SDA while SCL is high is considered a start condition and while a low-to-high transition of SDA while SCL is high is considered a stop condition

The interface protocol allows operation of multiple devices and types of devices on a single bus through unique device addressing. The address byte is comprised of a 7-bit device type identifier (slave address). The remaining bit indicates either a read or a write operation.

The device type identifier for the memory array, the configuration registers, and the command and status registers are accessible with the same slave address. The slave address can be programmed to any 7-bit number 0000000_{BIN} through 1111111_{BIN} .

6.2 Write

Writing to the memory or a configuration register is illustrated in Figure 6-1 and Figure 6-2. A start condition followed by the slave address byte is provided by the host; the SMB1360 device responds with an ACK; the host then responds by sending the memory address pointer or configuration register address pointer; the SMB1360 device responds with an ACK; the host then clocks in one byte of data. For memory and configuration register writes, up to 15 additional bytes of data can be clocked in by the host to write to consecutive addresses within the same page. After the last byte is clocked in and the host receives an ACK, a stop condition must be issued to initiate the nonvolatile write operation.

6.3 Read

The address pointer for the nonvolatile configuration registers, the memory registers, and the volatile command and status registers, must be set before data can be read from the SMB1360 device. This is accomplished by issuing a dummy write command, which is a write command that is not followed by a stop condition. A dummy write command sets the address from which data is read. After the dummy write command is issued, a start command followed by the address byte is sent from the host. The host waits for an ACK and then begins clocking data out of the slave device. The first byte read is data from the address pointer set during the dummy write command.

Additional bytes can be clocked out of consecutive addresses with the host providing an ACK after each byte. After the data is read from the desired registers, the read operation is terminated by the host holding SDA high during the ACK clock cycle and then issuing a stop condition. See Figure 6-3 for an illustration of the read sequence.




Figure 6-1 Register byte write





Figure 6-2 Register page write






Figure 6-3 Register read

7 Detailed device operation

7.1 Device operation

The SMB1360 device is a fully programmable battery charger and fuel gauge for single-cell Li-Ion and Li-Polymer battery packs. The SMB1360 device high-efficiency, switch-mode operation reduces heat dissipation and allows for higher current capability for a given package size. The hardware integrated fuel gauge efficiently senses battery voltage and current while providing an accurate state of charge (SoC) measurement. The SMB1360 device fuel gauge proprietary algorithm autonomously configures to the OTP preprogrammed battery parameters once the battery is connected. The fuel gauge algorithm is capable of auto recalibrate SoC calculation over the variation of capacity due to the battery aging or to the battery temperature.

The SMB1360 device integrated switching charger provides four main charging phases: trickle charge, preconditioning (precharge), constant current (fast charge) and constant voltage. The main battery charging parameters are programmable, allowing for high design flexibility and sophisticated battery management.

7.1.1 Power supply

The SMB1360 device can be powered either from the DCIN pin (if the wall adapter is connected) or from the VSYS pin when the system is run solely on the battery.

The voltage at the DCIN pin should be in the 4–6.3 V range to be considered valid. The DCIN pin is continuously monitored. If at any time the DCIN voltage falls below the UVLO or raises above the OVLO thresholds, the integrated switching charger is disabled or not allowed to be enabled.

When no voltage is provided at the DCIN pin, the IC is powered by the battery through the VSYS pin. The VSYS pin is connected to the positive node of the battery through the current sense resistor. The minimum voltage at the VSYS pin to guarantee proper SMB1360 device operation is 2.5 V when the battery is operated (no voltage at DCIN pin). If at any time the voltage at the VSYS pin falls below 2.5 V, the IC shuts down and all the information in the volatile memory is cleared.

7.1.2 Internal LDO - VDD rail

The SMB1360 device integrates a 1.8 V LDO, powered either from DCIN or VSYS, to generate the VDD rail that supplies logic and all internal analog circuitries. The LDO is connected to the VDDCAP pin and a 1 μ F bypass capacitor is connected to the VDDCAP pin and to the ground.

7.1.3 ENC/SHDN pin: charger enable and shutdown

Any time the DCIN is in the valid range of 4–6.3 V the switching charger can be enabled or disabled by applying the proper command at the ENC/SHDN pin. The command polarity can be OTP programmed either active high or active low.

When no valid voltage is applied at the DCIN pin, the same ENC/SHDN pin can be used to shut the entire IC down. The command polarity to shut the IC down can be OTP programmed either active high or active low. When the SMB1360 device is forced into shut down, the IC enters a minimum power consumption state when turning off the fuel gauge. The fuel gauge, upon the shutdown command, stores the last battery related measurements and then turns off. The I²C communication is still granted during the shutdown mode. The same enable charger and IC shutdown functionalities are provided through the I²C commands.

NOTE: It is recommended that charging **not** be disabled. If it is absolutely necessary to disable charging (for example, for RF calibration), charging must be re-enabled at the end of the test so that charging can continue.

7.1.4 Startup and battery detection

The SMB1360 device is active at any time a valid voltage is applied at the DCIN pins or a battery is inserted that guarantees at least 2.7 V on the VSYS pin. Upon activation, the I²C communication is enabled and the IC configuration is initiated (see Figure 2-3).

The IC enables the BMD circuitry to detect whether a battery is inserted correctly. The battery detection procedure varies according to the user IC configuration. By default, the BMD pin is connected to the VF pin in the battery pack and it is used to detect the RID resistor (see Figure 7-1).

If the battery reports a no connect, the IC stops operation and issues an interrupt (IRQ) request. An option (user enabled) is available to de-assert the SYS_OK pin LOW. If the battery reports connected, the IC proceeds to the battery ID recognition.




Figure 7-1 BMD

7.1.5 Fuel gauge generic battery profiles

The SMB1360 includes two generic battery profiles supporting low and high capacity cells. Each generic cell is optimized from a sampling of actual batteries with a 4.35 V end-of-charge voltage.

The battery is autonomously selected based on the batteries resistor-ID pin, which is connected to the system PMIC. The selection is completed when the PMIC reads the RID using an internal analog-to-digital converter. The corresponding battery is matched to the profile-RID pair supported by the SMB1360. If the battery-profile does not match the calculated RID, then the profile is switched using the method shown in Figure 7-2.




Figure 7-2 Battery profile switching logic

7.1.6 Battery ID recognition

The SMB1360 device fuel gauge algorithm needs to be configured accordingly to the battery model to guarantee a proper and accurate battery SoC report.

In most cases, the system's MSMxxxx device will detect the BMD pin and assign the correct battery model for the charging system. In some cases, the MSMxxxx may not be present and the SMB1360 can make this decision, as described below.

The SMB1360 device is designed to store (OTP) up to two sets of configuration parameters, related to two different battery models.

An option is available (user programmable) to have the SMB1360 device autonomously recognize the model of the battery inserted and automatically upload the appropriate set of fuel gauge parameters. This option relies on the battery resistor identification (battery RID) to detect the model of the battery inserted. When the battery is reported connected (through the BMD pin), the SMB1360 device senses the value of the resistor integrated into the battery pack. If the RID value matches with the one internally set, the appropriate set of battery model parameters are uploaded to the fuel gauge algorithm. If the battery ID recognition fails, the SMB1360 device stops operation and an interrupt request is issued. Normal operation is resumed upon the insertion of a different battery and the recognition of the correct ID.

Alternatively, the SMB1360 device can be user configured to override an incorrect RID report. Upon polling an interrupt request, the SMB1360 device proceeds uploading one of the two sets of parameters to the fuel gauge algorithm. The set of parameters is user selected. This allows the SMB1360 device to achieve the best in terms of flexibility of use. For example, the SMB1360 device can be configured to use one particular set of parameters upon the recognition of a certain RID value and be forced to use another set for all the other cases (see Table 7-1).

Table 1-1	DIVID	IIIII I aii	ges
			. 1

Tains andian	BID code vs. battery resistance at BMD pin							
Trim option	BID = 01	BID = 10	BID = 11	Units				
Trim_1 (default) 1	BMD < 1.8 k	1.8 k < BMD < 3.6 k	3.6 k < BMD < 7.2 k	Ω				
Trim_2	BMD < 2.6 k	2.6 k < BMD < 5.1 k	5.1 k < BMD < 10.3 k	Ω				
Trim_3	BMD < 4.5 k	4.5 k < BMD < 8.9 k	8.9 k < BMD < 17.8 k	Ω				
Trim_4	10 4111	Reserved		Ω				
Trim_5	BMD < 11.8 k	11.8 k < BMD < 23.6 k	23.6 k < BMD < 47.2 k	Ω				
Trim_6	BMD < 16.7 k	16.7 k < BMD < 33.4 k	33.4 k < BMD < 66.8 k	Ω				
Trim_7	BMD < 28.9 k	28.9 k < BMD < 57.9 k	57.9 k < BMD < 116 k	Ω				
Trim_8	BMD < 108 k	108 k < BMD < 216 k	216 k < BMD < 431 k	Ω				

^{1.} Consult the factory for implementing non-default settings; Trim_2 through Trim_8 (excluding Trim_4).

7.1.7 Prebias

The SMB1360 device incorporates a 60 mA automatic prebias that allows the voltage of loosely regulated adapters to be nominal and suitable for battery charging. Loosely regulated wall adapters do not integrate preload circuitry which is able to reduce quiescent current when an adapter is plugged into the wall and left unloaded. The prebias circuitry is enabled any time the DCIN is present and above 6.3 V. It is cautiously disabled when input voltage crosses above 7 V to avoid the prebias circuitry dissipating too much power. During charge operation, the prebias is enabled or disabled according to Table 7-2. The prebias circuitry operation is shown in Table 7-2.

Table 7-2 Input prebias status

Condition	Input prebias status
DCIN voltage is inserted between 6.3 V and 7 V, no charging	On
DCIN - VBATT < VASHDN	Off
Charging in trickle charge mode	On
Charging in precharge mode	On
Charging in fast charge mode	Off
Charging in taper-charge mode	On
Charge termination	On




Figure 7-3 Input voltage protection and prebiasing

7.1.8 Prequalification mode

When all the prequalification requirements are not satisfied, the SMB1360 device prevents enabling the switching charger. The requirements are:

- $\qquad \qquad D_{CIN} > V_{IN~UVLO}$
- \blacksquare $D_{CIN} < V_{IN OVLO}$
- $D_{CIN} > V_{BATT} + 40 \text{ mV}$
- BMD pin = OK
- Battery ID = OK

The condition of $D_{CIN} > V_{BATT} + 40 \text{ mV}$ covers the requirement to have the DCIN voltage (rising voltage, 20 mV hysteresis) greater than the battery voltage to guarantee enough headroom for the

switching charger to start battery charging. In addition to the previous conditions, a hold off timer of 150 ms minimum is applied upon receiving the enable charger command before starting the switching charger.

The above prequalification requirements are continuously monitored and if one of those fails to be satisfied, the charge cycle is suspended.

7.2 Charger operation

When all prequalification conditions are satisfied, the switching charger can be enabled by asserting the enable charger signal, either at the dedicated EN/SHDN pin or through the proper I²C command. Switching the charger operation is split into different operating modes, each aimed to achieve the safest, most efficient, and effective battery charge completion.

NOTE: If charging by command register is enabled, it is recommended to not explicitly disable charging. Disabling charging could make the part stuck in this condition during crash or system shutdown.

7.2.1 Trickle charge mode

When the switching charger is enabled the SMB1360 device performs the programmed BMD algorithm. According to the selected BMD option enabled, the IC tests the battery nodes in order to detect whether the battery is properly connected. In case the battery is reported missing, the switching charger is disabled and the fuel gauge block is stopped. See Section 7.4 for a more detailed explanation. If the battery is reported present, or if the BMD algorithm is disabled, upon the charger enable command the SMB1360 device operates a preliminary check on the battery. This preliminary check is intended to verify whether the battery pack integrated protection circuitry is to be reset. If the battery voltage is below approximately 2.1 V, a charging current of 45 mA (typical) is sourced into the battery through the VSYS pin. This allows the battery pack protection circuit to be reset and bring the battery voltage to a higher level without compromising safety. During the time the prebias operation is carried out, the fuel gauge is active and reports SoC = 0%.

7.2.2 Precharge mode

Once the battery integrated protection circuitry is reset, the SMB1360 device enables a precharge operation mode. This mode is needed to precharge deeply discharged cells to a safe voltage suitable for normal charging operations once the battery voltage crosses the 2.1 V level (see Figure 2-5).

In the default precharge mode, the precharge (preconditioning) current can be programmed with the following set of values: 100 mA, 150 mA, 200 mA, and 550 mA (register 13h, bit [1:0]). The SMB1360 device remains in this mode until the battery voltage reaches the precharge to fast charge voltage threshold (V_{PRE}, programmable from 2.2–3.4 V, register 12h). If the precharge to fast charge voltage threshold is not exceeded before the precharge timer expires, the charge cycle is terminated and a corresponding timeout fault signal is asserted (precharge safety timer timeout in register 0Ah, bits [1:0]).

For the entire duration of the precharge mode, the fuel gauge is active and the SoC is reported accordingly.

7.2.3 Constant current mode

When the battery voltage exceeds the precharge to fast charge voltage threshold (V_{PRE}) and the fast charge mode is enabled, the device enters the constant current (fast charge) mode. The fast charge current is programmable in the range of 450–1500 mA in 150 mA steps (register 13h, bits [4:4]).

The fast charge current level is limited by the input current limit setting (register 05h, bits [3:0]). When in the constant current mode, the fuel gauge block is active and reports the SoC accordingly to upload the battery model parameters and the charging current. The fuel gauge block, when active, continuously monitors the battery temperature. If JEITA charge compensation is enabled, the SMB1360 device is capable of readjusting the floating and charging current accordingly.

7.2.4 Constant voltage mode

The charger transitions to constant voltage mode when the battery voltage reaches the predefined float voltage. The float voltage is programmable (register 15h, bits [6:0]) from 3.46–4.73 V in 10 mV steps and is ±1% accurate over the 0–70°C temperature range. The higher float voltage setting allows the SMB1360 device to charge modern battery packs with a required float voltage of 4.3 V and 4.4 V. The ability to dynamically adjust the float voltage allows the implementation of a sophisticated battery charging and control algorithm.

The proprietary fuel gauge algorithm in the SMB1360 device is capable of accurately reporting the SoC of different battery models.

7.2.5 Charge completion

The charge cycle is considered complete when the charge current reaches the programmed termination current threshold. The termination current is programmable from 25–200 mA (eight steps, register 00h). If the termination current threshold is not met before the complete charge timer expires, the charge cycle is terminated and a corresponding timeout fault signal is asserted (charge timeout in register 53h). The STAT pin is asserted when the termination current hits the threshold set in the STAT current termination register 07h and not the charge completion current termination register. For more details, see Section 7.2.12.

NOTE: When input current limited, charging would not terminate until it is not input current limited.

7.2.6 Charger inhibit

An option exists (register 07h) for preventing charging initiation upon the power cycle or charge enabling/disabling, unless the battery voltage is below the floating voltage by a certain value (50 mV, 100 mV, 200 mV, or 300 mV). This option is intended to prevent over stressing the battery from continuous charging cycles in systems characterized by short use time and frequent charging cycles (continuous DCIN power connect/disconnect). Since this function is only active during power cycling and when manual charging is enabled, if the device enters and then exists the suspend mode, charging continues even if the battery is above the charge inhibit voltage threshold.

NOTE: When this function is enabled, the automatic recharge threshold is over-ridden to the same threshold. The automatic recharge thresholds can be used for the charger inhibit function and absorb all AC portion of the inductor switching ripple current.

7.2.7 Automatic battery recharge

The SMB1360 device allows the battery to be automatically recharged (topped off). Once the battery charge is completed, the switching charger is disabled, and the battery voltage is continuously monitored. When the battery voltage falls by a value of V_{RECH} (two programmable levels) below the programmed float voltage and the input power supply is still present, charging remains enabled (enable command still asserted). If all the prequalification parameters are still met, a new charging cycle is initiated.

Automatic battery recharge ensures that the battery capacity remains high, without the need to manually restart a charging cycle. In addition to this, with the restart of a new charging cycle, the BMD check procedure is redone, allowing for the proper operation of the SMB1360 device.

7.2.8 Charger efficiency and temperature rise

The SMB1360 provides greater than 90% efficiency for lowest chassis temperature rise to ensure fast charging without thermal limitations.




Figure 7-4 SMB1360 efficiency and temperature rise

7.2.9 USB OTG and HDMI/MHL mode

The SMB1360 device is designed to support, the USB OTG and the HDMI/MHL mode. This mode can be enabled via a specific I²C command and allows the SMB1360 device to supply power from the battery to peripherals compliant with the USB OTG/HDMI/MHL specifications. If the OTG/HDMI/MHL mode is enabled, the SMB1360 device provides a regulated 5 V output at the DCIN pin, draining power from the battery. Neither the AC nor the USB charging adapters are to be connected to the DCIN during this time. Voltage regulation at the DCIN pin is achieved by modifying the control over the switching charger power train to reconfigure it into a synchronous boost DC-DC converter, powered by battery and supplying power at the DCIN pin. This type of reconfiguration does not require any additional external components.

OTG/HDMI/MHL mode should not be enabled when a 5 V USB input is present. This can be ensured by checking the USBIN UV status bit. With the assertion of the OTG/HDMI/MHL mode enabling signal, the SMB1360 device verifies that the battery voltage is above the programmable OTG_UVLO threshold. The device does not enter the OTG/HDMI/MHL mode if this condition is not satisfied. In addition, the SMB1360 device provides a SoC_OTG_UVLO programmable threshold that prevents the OTG/HDMI/MHL mode to enable if the reported SoC of the battery is not above the programmed value. Both the OTG_UVLO and the SoC_OTG_UVLO can be programmed to be enabled separately or in a combination. According to what is programmed, if at any time, during the OTG/HDMI/MHL mode of operation, the battery voltage and/or the reported SoC do not satisfy the above conditions, the SMB1360 device disables the power train and terminates the OTG/HDMI/MHL mode to prevent the battery from draining. To restart the OTG/HDMI/MHL mode, the enabling I²C command needs to be reasserted (no auto restart is allowed).

In addition to the conditions above, if at any time during the OTG/HDMI/MHL mode of operation the SMB1360 device receives the enable charger command (either by a dedicated pin or through an I^2C command), the OTG/HDMI/MHL is terminated and the SMB1360 device reconfigures for battery charging operations.

7.2.10 Increasing the OTG current limit

The battery discharge current limit is active during OTG mode and programmable to one of three settings—550, 950, and 1500 mA. The OTG mode is disabled and an interrupt generated when the overcurrent threshold is exceeded for a fixed 30 ms de-bounce period.

Alternatively, the overcurrent threshold can be increased by modifying external components and incorporating the necessary fuel gauge software gain modifications. These options increase the OTG overcurrent threshold two times or three times the programmed setting, respectively. This is accomplished by either of the following design changes:

- 1. Decreasing the sense resistor from $20~\text{m}\Omega$ to $10~\text{m}\Omega$, which is active during all operating modes—charge, discharge, and OTG discharge modes. A 2.0x gain is applied to the charger and fuel gauge during both charge and discharge periods, and maximum charge current is limited to 1.5~A (setting = 750~mA). The corresponding software patch is loaded during system boot. Consult with the factory about installing the correct software.
- 2. Adding a pMOS switch with GPIO_x tied to gate (active low), pull-up resistor and series 20 Ω resistor. The pMOS is active only during OTG discharge mode. A 3.0x gain is applied to the fuel gauge algorithm during discharge, but only when OTG is active. The corresponding software patch is loaded during system boot. Consult with the factory about installing the correct software.

It is important to identify an unused GPIO_x pin on the main PMIC device. The GPIO_x pin is configured as an open-drain or push-pull output, active low with a voltage capability greater than or equal to VBAT.

The corresponding software patch for option 1 or 2 is loaded during system boot. Consult with the factory to ensure installation of the correct software. Software changes are not required if option 1 or 2 are not implemented.

The schematics for option 1 and 2 are shown in Figure 8-2. Table 8-1 lists the necessary components with recommended pMOS characteristics.

7.2.11 Safety timers

The SMB1360 device provides two programmable safety timers to prevent a defective battery from disrupting the normal IC function. The timers are:

- Precharge timer, which is programmable in 24, 48, 96, and 192 min. Refer to register 0Ah, bits [1:0].
- Complete charge timer, which is programmable in 192, 384, 768, and 1536 min. Refer to register 0Ah, bits [3:2].

The precharge timer immediately starts when the precharge operation is initiated and it resets when the transition to the constant current mode occurs. If the timer expires before this transition occurs, the charger is disabled and the STAT pin is pulled high (or low, according to programmed polarity).

The complete charge timer immediately starts when charging is enabled and it resets once the charging mode terminates due to a fully charged battery. If the complete charge timer expires before the charging mode is terminated, the SMB1360 device disables the switching charger. The STAT consequently pulls high (or low) according to programmed polarity to signal the charger is disabled.

Both timers can be disabled by the appropriate bits [5:4] in the register 0Ah.

NOTE: The safety timers do not operate during the USB OTG mode or when the device is in the trickle charge phase.

7.2.12 STAT/IRQ output pin

The STAT/IRQ is an open drain, user configurable output pin. It can be programmed to report charging status or USB fail. During the charging status, the STAT/IRQ is asserted each time the switching charger is enabled and the battery is charging. This includes trickle charge. During USB fail, the STAT/IRQ is asserted each time the following conditions are met:

 $V_{USBIN} < V_{USB-FAIL}$ or $V_{USBIN} > V_{OVLO}$

The polarity of the STAT/IRQ pin is customer programmable, either low or high, when the pin is asserted (register 09h, bit[1]). The STAT functionality of the pin can be disabled (register 09h, bit[0]) and solely the IRQ polling functionality maintained active. A pull-up resistor should be connected to this pin for interfacing to a microcontroller or other logic IC (see Figure 8-2).

An option also exists for the STAT/IRO output pin to provide blinking functionality during a charging error condition. This feature can be used in conjunction with an LED to visually notify the user of a charge fault condition. There are three modes of the blinking STAT operation:

- Charger error: The blinking starts when a charging error (safety timer expiration, battery overvoltage condition, or missing battery via internal algorithm) occurs. It stops when the charging is disabled, when the input has a fault, or if it is unplugged. In this case, the period for the blinking is approximately 350 ms and the duty cycle for the blinking is 50%.
- Temperature fault: The blinking occurs whenever there is an internal (IC) over-temperature condition or a battery temperature hard limit fault, and an input is present. In this case, the period for the blinking is approximately 1.4 s and the duty cycle for the blinking is 50%.
- Charging depleted battery: The blinking occurs whenever the charger is charging a battery below the VBATT UVLO threshold. The blinking occurs with a 1 s period and a 50% duty cycle.

NOTE: Blinking finds place when the internal temperature remains hot but not when it is reduced per the device normal operation. In addition, when missing battery detection via THERM I/O is selected, a missing battery event causes a slow LED blinking.

7.2.13 Interrupt output (STAT output configurable option)

Various conditions can initiate an interrupt output on the STAT/IRQ (register 0Fh, 10h, and 11h). Termination current reached
Automatic recharge acti-These include:

- Soft temperature limits (JEITA)
- Safety timers expired
- AICL active

In addition, the SMB1360 device fuel gauge provides the system with information about the battery status:

- High SoC
- Low SoC
- Delta SoC
- Battery voltage low
- Battery empty
- Battery full

The thresholds for the high SoC, low SoC, delta SoC, and battery voltage low interrupts are user programmable. Battery empty and battery full are instead referred to fixed thresholds of SoC = 0% and SoC = 100% respectively.

The interrupt (IRQ) signal is a latched condition and initiates pulses for 0.68 ms every 349 ms at the STAT output pin. Taper charging, charge termination, and safety timer expiration are single interrupt events. However, all other events initiate interrupt signals on both transitions (i.e., event happenings) and removals. Most of the above conditions (and IRQ signals) can be disabled via the corresponding register bit.

All IRQ signals can be cleared by sending the CLR_IRQ command. IRQ signals that are generated due to a charge error can also be cleared by disabling charging.




Figure 7-5 STAT blinking

7.2.14 Glitch filter

The SMB1360 device features a glitch filter to ensure that short violations in the OV and UV settings do not result in a fault-triggered action.

7.2.15 Programmable battery charging

A unique feature of the SMB1360 device is the ability to modify all of the important charger parameters via factory-programmable nonvolatile (NV) memory. Though the customer may not modify the NV memory defaults, the device may be configured to allow the register settings to be altered in RAM. This feature is useful if it is desired to actively manage the charging profile without making changes to the NV defaults.

7.2.16 Thermal protection

When the die temperature of the SMB1360 device reaches approximately 140°C, the device suspends charging and asserts an over temperature status bit (register 0Fh, bit [0]) to alert the system. This internal thermal status circuit helps improve the device and system reliability. The over temperature status register deasserts itself once the temperature reaches approximately 120°C. However, the device needs to be reenabled for reinitiating charging.

7.2.17 Thermal input current fold back

The SMB1360 device offers a thermal protection that limits the input current in case the IC temperature rises above certain programmable thresholds. The input current is limited below the user programmed threshold until the temperature recovers below the safe thermal condition. This protection is optionally disabled.

7.2.18 AC/USB5

AC/USB5 is a dual-state logic input that allows the user to hardware select the input current limit. When a logic HIGH signal is applied on this pin, the input current level may be as high as 500 mA (USB2.0). When a logic LOW signal is applied on this input, the USB input current limit is disabled and input current is limited according to the register setting (register 05h, bits [3:0]). If the pin is left floating, it is pulled up and the USB2.0 input current limitation is applied (500 mA). If desired, pin polarity is user programmable (register 05h, bit [6]).

The input current limit can be user programmed (register 05h, bit [7]) to be defined via hardware at the AC/USB5 pin or by the dedicated command register. In both these cases, if the configuration is set to allow pin control, register content is ignored.

NOTE: Selection between USB100 and USB500 should be based on the expected charge timing with a dead battery. It is recommended to have USB500 mode by default as it would charge the battery fast and would boot the system up quickly.

7.2.19 AICL

The SMB1360 device implements the AICL algorithm, thereby allowing the devices to automatically and safely maximize the current drawn from an AC adapter or USB input. The AICL procedure is initiated only when the device has entered the fast charging mode. While charging, the SMB1360 device initially sets the input current limit to the lowest setting (300 mA). Approximately 175 ms later, the device starts incrementing the input current limit level, allowing the switching charger to source higher current to the battery. The input current limit is increased until either the programmed input current limit level is reached or until the AC adapter output voltage (i.e., the SMB1360 device input voltage) falls below a preprogrammed threshold. In the latter case, the SMB1360 device stops incrementing the input current limit and the switching charger is set to operate accordingly, limiting the output charging current to:

$$I_{OUT} = \frac{V_{IN_Th} \times I_{IN_LIM}}{V_{OUT}} \times \eta$$

 V_{IN_Th} is optionally programmable in the following set of values: 4.25 V, 4.50 V, 4.75 V, and 5 V. This set accommodates a wide variety of AC adapters. A 50 mV hysteresis applies to each threshold, reducing the risk of chattering. If the AC adapter output/SMB1360 device input voltage falls below the programmed V_{IN_Th} threshold when the AICL is set to the lowest value of 300 mA, the SMB1360 device stops the charger.

When enabled, the following three events can trigger the AICL algorithm to run:

- The AICL operation is not complete.
- The AICL operation is complete, but the adapter voltage has collapsed.
- The input current setting in the volatile register is updated with a value lower than the automatic input current setting.

7.2.20 PFM/PWM operation

The SMB1360 device switching charger is designed to automatically switch to PFM modulation during light load condition, improving overall performance efficiency, and increasing battery life. This option is user selectable. If disabled, the SMB1360 device always operates the switching charger in the PWM modulation for any load condition.

7.2.21 Watchdog timer

The SMB1360 device offers a 45 s watchdog timer for both the charging and the OTG mode. This timer is reset with every I²C ACK signal addressed to the SMB1360 device. A STAT output signal indicates a watchdog timer expiration. Every time the watchdog timer expires, the command register is reset, charging is terminated and the default NV settings are loaded to the device. The watchdog timer is an optional feature and can be disabled (register 0Ch, bit [4]).

A secondary watchdog timer can also be active (set by the factory) when the device is in a standby mode (i.e., device is neither charging nor providing OTG power). The purpose of this timer is to monitor for interrupt outputs (IRQ).

7.2.22 VCHG output

The SMB1360 device is provided with a dedicated VCHG pin for the analog reporting of the battery current. The battery current is differentially sensed across the 20 m Ω sense resistor connected to the CS_P and the CS_N pins. The VCHG voltage range is 0–2.5 V and mid-range value 1.25 V corresponds to null (0A) battery current. The following formula applies to VCHG pin voltage:

$$V_{CHG} = 1.25 V + I_{CHG} \times 500 \, m\Omega$$

VCHG reports both charging and discharging current with an accuracy of $\pm 5\%$. The SMB1360 device reports charging current as negative and discharging current as positive. Thus, the following formula applies:

$$\begin{cases} 1.25 \ V < V_{CHG} \le 2.5 \ V & charge \\ 0 \ V \le V_{CHG} < 1.25 V & discharge \\ V_{CHG} = 1.25 \ V & I = 0 \ A \end{cases}$$

Figure 7-6 illustrates the voltage at the VCHG pin according to the measured battery current. Current reporting is a customer programmable option that can be disabled by properly asserting the bit R17[4].




Figure 7-6 VCHG graph

7.2.23 Hard thermal monitor

For safety purposes, excessive battery temperature is to be avoided when charging operations are enabled. This safety requirement applies both when temperature is above or below certain thresholds, named T_{HARD} and T_{LHARD}, respectively. Both T_{HHARD} and T_{LHARD} are OTP programmable. Each time the temperature exceeds either THHARD or TLHARD, the switching charger is disabled and an interrupt request is pulled through the INT pin. In addition, all safety timers are paused, while their current value is maintained. If at any time the temperature recovers back into the safe operating range, the normal operating conditions are resumed. The fault is cleared, the switching charger is re-enabled and the safety timers are restarted from the previously recorded values. Therefore, and Therefore both customer programmable through the dedicated registers FG12[7:0] and FG[7:0] on the fuel gauge section of the memory. Both values are programmable in the range 243–498 K.

7.2.24 Soft thermal monitor (JEITA)

The SMB1360 device is provided with a soft thermal monitor designed to be compliant with the latest JIS8714 and JEITA standard safety requirements. The battery temperature information is used to modulate the battery charging voltage and current when temperature is between programmable ranges (see Figure 7-7). Together with the $T_{\rm HHARD}$ and $T_{\rm LHARD}$ thresholds, the SMB1360 device is also provided with dedicated registers for $T_{\rm LSOFT}$ and $T_{\rm HSOFT}$ thresholds respectively. Any time the battery temperature is inside the range between the $T_{\rm LSOFT}$ and $T_{\rm HSOFT}$ limits, the battery is allowed to be charged with default charging current $I_{\rm CHG}$ and floating voltage VFLT, as programmed. If at any time the battery temperature exceeds either the $T_{\rm LSOFT}$ or the $T_{\rm HSOFT}$ (but not the hard limits $T_{\rm HHARD}$ and $T_{\rm LHARD}$), the respective charging current and floating voltage are modulated to ICHG1 and VFLT1. Both ICHG1 and VFLT1 are user programmable (see Chapter 5).




Figure 7-7 JEITA standard safety requirement ranges

7.3 Reloading of nonvolatile default values

The nonvolatile values are loaded from the embedded nonvolatile memory on initial poweron. The following events trigger the SMB1360 device to reload the default configuration out of the embedded nonvolatile memory:

- The command register 40h bit [7] is set to 1 (this bit is self-clearing).
- If 1Ah[5]=0, when the input is unplugged
- An increase is the input voltage to a level higher than the battery voltage (adapter in) and the occurrence of an ACK during the last transition.
- The watchdog timer expires.

NOTE: During the reload of the configuration, the OTG mode and charger mode are disabled and the command register is cleared.

NOTE: During the AICL the device does not reload the default values. Reloading of the nonvolatile data via register 1Ah[5] can take up to 20 ms. It is recommended that the user wait 20 ms after initiating this command before communication is attempted.

7.4 Battery missing detection

The SMB1360 device offers three different options for detecting a missing battery condition.

- BMD pin
- Thermistor pin
- BMD algorithm

All of these options are user programmable and can be independently enabled or disabled on OTP or through an I²C command. The details of each option are explained in Section 7.4.1 through Section 7.4.3.

NOTE: The SMB1360 is not designed to operate in a BAT-FET (CurrentPath) configuration. Therefore, the system cannot be powered on by the SMB1360 if the battery is missing.

7.4.1 BMD pin

The SMB1360 device is provided with a dedicated BMD pin for BMD and battery model identification. This option can be enabled any time the system includes battery packs provided with a specific pin for a battery ID resistor connection. The BMD pin is internally pulled up through a 15 μ A: when no battery is connected, the BMD pin is pulled to the internal VBIAS voltage. When a battery is inserted, the resistive divider formed by the internal resistor and that of the battery pack (RID) determines a voltage drop at the BMD pin. An internal comparator is used to detect this drop and to assure the battery is present.

The BMD pin is enabled at all conditions, to detect battery disconnect and guarantee proper fuel gauge algorithm operation.

7.4.2 Thermistor pin

The SMB1360 device integrates circuitry for a battery temperature reading. As a default option, the RBIAS and THERM pins are to be connected as shown in Figure 2-1, with a thermistor placed externally and in close proximity to the battery pack. This configuration accurately measures the battery temperature. With more advanced battery packs, the thermistor is integrated into the battery case and connected to the external through a dedicated pin. If this is the case, the THERM pin is intended to be connected to this specific battery pin in order to continue providing battery temperature readings. In addition, the THERM pin can be operated the same way as the BMD pin, for the purposes of BMD. An internal comparator is connected to the THERM pin to detect a voltage drop in the event of a disconnected battery. The RBIAS pin provides biasing for the external net of a pull-up resistor and thermistor. The biasing on the RBIAS pin is always active, regardless of the DCIN voltage that is applied.

7.4.3 BMD algorithm

BMD algorithm can be used together with pin based BMD options, described above, to cover for specific corner cases. Alternatively, it can be used on its own for all those cases where the battery pack is not provided with specific ID pin or thermistor is not integrated in the battery case.

If enabled together with the BMD (or THERM) pin option, the BMD algorithm covers for those cases when the battery is present (BMD or THERM pins correctly detected) but a faulty connection makes the battery positive node unavailable. As a consequence, the BMD algorithm is

always run after the BMD (or THERM) pin procedure has reported a battery inserted (see Figure 2-2).

- 1. The BMD algorithm procedure is initiated any time the switching charger is enabled. The BMD algorithm procedure is run as follows:
- 2. Previously to the switching charger turn on, a fixed current of 10 mA is pulled by VSYS for a fixed period of 100 ms, thus discharging the positive node (BATT P) of the battery.
- 3. At the end of the 100 ms timer, the voltage at the BATT_P pin is checked. If BATT_P > 2.0 V, the battery is properly connected and the switching charger is allowed to be enabled. If BATT_P < 2.0 V, then additional operations are required to detect whether the battery is not properly connected. BATT_P < 2.0 V can also result from a battery depleted enough to be internally disconnected by the integrated safety circuitry.
- 4. A fixed current of 100 mA is sourced from VSYS on the positive node BATT_P, through the current sense resistor, for a constant amount of time (85 ms). If the BATT_P is charged up above 3.3 V before the 85 ms timer has expired, then the battery is reported missing.

BMD algorithm operates at all times when the DCIN is present and valid. While the battery is being charged, if at any time the battery current reaches the programmed termination current threshold, the BMD algorithm is triggered and the above reported procedure is run. This allows the SMB1360 device to detect if the battery, or its positive node, gets disconnected while charging. If the auto recharge mode is enabled, each time after the battery voltage falls below the programmed auto recharge voltage threshold, the BMD procedure is run prior and the switching charger is re-enabled. If the auto recharge mode is not enabled, the BMD procedure is run every 3 s. In this case, the contribution of the BMD procedure to the battery discharge is non-null. For details, see the BMD algorithm detection flowchart (Figure 2-2). An external capacitor on the BMD pin should be avoided to ensure the timing and reliability of the BMD detection algorithm.

7.4.4 SYS_OK

The SMB1360 device is provided with a SYS_OK output pin to improve instantaneous communication to the system. The SYS_OK pin is user programmable and reports the DCIN input voltage status and the DCIN/battery status.

- DCIN input voltage status: In this configuration, the SYS_OK reports whether a valid voltage is applied at the DCIN pins (see Section 7.1.1).
- DCIN/battery status: In this configuration, the SYS_OK reports that the SMB1360 device has a valid voltage applied at the input DCIN pins and the battery voltage is lower than the SYS_OK programmable voltage threshold. In this case, the SMB1360 device reports that the battery is unable to sustain the system's operation.

Table 7-3 SYSOK state

Battery voltage	Input source	Battery present?	SYSOK state	
< V _{LOWBATT}	Present	Yes	High Z	
> V _{LOWBATT}	Present	Yes	Low	
Do not care	Present	No	Low	
Do not care	Missing	Yes	Low	

NOTE: The polarity of the SYS_OK command is user programmable.

7.5 Fuel gauge operation

The SMB1360 device integrates a fuel gauge monitor, based on the Qualcomm Technologies, Inc. (QTI) proprietary algorithm. This algorithm guarantees accurate estimation of the battery residual capacity (i.e., the SoC), against different user cases, battery conditions, and age. The algorithm relies on both Coulomb counting and voltage based techniques, ensuring short-term linearity, and long term high accuracy at the same time. The current state of the battery is continuously updated by monitoring the voltage at the battery connectors, the total charge exchanged from and to the battery and the battery temperature. These values are then used in the algorithm to detect the condition of the battery being used and to provide an estimation of the residual capacity, according to both the calculation of the total charge present in the battery (Coulomb count) and its variation with respect to the return by the adopted battery model (voltage-based model).




Figure 7-8 Fuel gauge algorithm

7.5.1 Fuel gauge battery model

Fuel gauge algorithm is based on the battery electrical model reported in Figure 7-8. This model replicates the electrical behavior of a real battery and it includes the following parameters:

- Open circuit voltage (OCV): This is the voltage the battery expresses at the output connectors when no current is applied and no previous utilization of the battery has been made for a long time (i.e., model capacitors C1 and C2 are totally discharged). OCV varies with battery temperature, SoC, and the battery current state (being charged or discharged).
- Equivalent series resistance (ESR): This value of resistance affects the instantaneous power the battery can deliver to the load. The ESR varies largely with the battery temperature and it is a function of the battery current state (being charged or discharged) and battery age.
- R1-C1 time constant: For Li-Ion battery cells, this time constant is usually in the range of minutes. This time constant accounts for variation of the battery SoC upon previous battery utilization. The same battery, when unconnected, may have the same SoC but show different voltage at the connectors, based on the utilization in the previous few minutes. Modeling the R1-C1 helps account for the hysteretic behavior and improves the estimation of the battery SoC.

The OCV, ESR, and R1-C1 values represent the parameters the SMB1360 device fuel gauge algorithm relies on to provide the battery SoC estimation. Each battery model is characterized by a particular set of OCV, ESR, and R1-C1. By means of battery model characterization, part of

these parameters is collected and the OTP stored into the SMB1360 device. During the initial fuel gauge configuration, these parameters are uploaded into the volatile memory and used to initiate the fuel gauge algorithm. Once the fuel gauge is correctly configured and enabled, the SMB1360 device operates the Coulomb counting and, at the same time, continuously monitors the voltage at the battery connectors. This value is then compared to the estimated battery voltage from the electrical model in Figure 7-8 and according to the same Coulomb count. The results of this comparison are used by the SMB1360 device to accommodate for possible variations of the battery capacity due to aging, current temperature or particular use conditions.

The SMB1360 device is designed to be preloaded with two different sets of battery model parameters. More information is given in Section 8.1.5.

7.5.2 Fuel gauge current sensing

The SMB1360 device fuel gauge operates precise Coulomb counting by sensing current from and to the battery across the 20 m Ω sense resistor. The fuel gauge algorithm is designed to operate with a 20 m Ω external current sense resistor. Voltage across the sense resistor is read by the dedicated differential pins CS_P and CS_N. The current is read positive when discharging the battery or it is negative. The CS_P and CS_N pins are internally connected to a dedicated ADC. The battery current is read every ~1500 ms with a resolution of approximately 100 μ A. The battery current and voltage are read synchronously.

7.5.3 Fuel gauge battery voltage sensing

Information about battery voltage is retrieved across the dedicated BATT_P and BATT_N differential pins. Those pins connect directly (differentially) to the battery pads and internally feed the dedicated battery voltage ADC. The battery voltage is read every ~ 1500 ms with a resolution of approximately 150 μ V. Both the battery voltage and current are read synchronously.

7.5.4 Fuel gauge performance

The following graphs illustrate the fuel gauge SoC accuracy for various conditions; both charge and discharge. In both cases, SoC accuracy within $\pm 2.5\%$ is maintained. Performance with either generic battery profile may not match these results and varies according to the cell chemistry, battery temperature, etc.




Figure 7-9 Fuel gauge SoC performance during charge




Figure 7-10 Fuel gauge SoC performance during discharge

7.5.5 Battery ESR estimation

The value of ESR shows strong variation together with temperature and it is also influenced by the battery residual capacity (SoC) and the battery model. To guarantee an accurate SoC estimation, the algorithm has to rely on a real estimate of the actual ESR. The SMB1360 device fuel gauge monitors the ESR variation by sampling valid synchronous readings of the battery voltage and the current. The data collected are post processed to achieve the best estimation of the actual ESR. In cases in which no valid readings of battery voltage and current are available (e.g., the system is in standby and no current is sourced from the battery), the SMB1360 device proceeds creating them—small, finite pulses of current are forced from the battery through the VSYS pin. Those pulses are generated every 1.564 s and the entire procedure is run exceptionally, not actually affecting the battery lifetime.

The SMB1360 device issues an ESR estimating current pulse each time the battery temperature changes by at least $\pm 6^{\circ}$ C and in the absence of valid readings. This procedure is justified by the fact the ESR strongly varies with the cell temperature.

7.5.6 Battery temperature sensing

The SMB1360 device monitors the battery temperature through the dedicated THERM pin. If the battery pack is provided with an integrated thermistor, the THERM pin is to be connected to the related terminal on the battery case. Otherwise, it is connected to a thermistor placed on the PCB, possibly in the close proximity of the battery.

The information about the battery temperature is used by the SMB1360 device for two purposes:

- It accommodates the switching charger operation in order to charge the battery in safe conditions, as per the JEITA requirements.
- It improves the accuracy in the SoC estimation with fine adjustment of the fuel gauge algorithm.

Any time the battery's temperature is sampled, the BIAS pin is enabled and provides biasing for the voltage divider including the pull-up resistor R2 and the battery's thermistor. The voltage across the thermistor is sensed at the THERM pin and it is internally translated into real temperature information according to the known thermistor's NTC beta. The NTC beta value is a sensitive parameter for the proper operation of the SMB1360 device and is OTP stored. More detailed information is given in Section 5.

7.6 LDO output

The LDO output is a regulated 4.85 V output that can provide 50 mA (typical). The LDO output becomes active when the following conditions are all met:

- The input voltage is higher than the input UVLO threshold.
- The input voltage is lower than the input OVLO threshold.
- The input-to-battery voltage is higher than the V_{ASHDN} threshold (OTG mode included).

The LDO output is regulated when the battery is reported either missing or the battery model has not been recognized (assuming all other qualification parameters are met). This function can be enabled or disabled via register 06h.

NOTE: When the LDO feature is utilized, the LDO current is subtracted from input current and the available charge current is reduced.



8 Application information

8.1 External components

The SMB1360 device high frequency synchronous operation with the built-in USB-OTG mode simplifies the solution schematic and the board space. The 2 MHz or 3 MHz switching frequency minimizes the size of external energy storing devices. The synchronous dead-time is optimized, eliminating the need for an external schottky diode. The SMB1360 device utilizes the same external components to realize the USB-OTG or HDMI/MHL mode as the normal battery charging mode.

When the OTG mode is enabled, the SMB1360 device autonomously reconfigures the power stage to be operated as a boost DC-DC converter, thus boosting the battery voltage to the adequate voltage level required at the USB rail.

8.1.1 Input bypass capacitors

An appropriate filtering is advised at the input of the SMB1360 device to prevent noise and disturbances at the input pins to be coupled on the output node. For the particular case of a buck DC-DC converter, the RMS value of the input current equals:

$$I_{RMS}^2 = I_{OUT}^2 \cdot D$$

Where D is the duty cycle, and

 V_{OUT}/V_{IN} and I_{OUT} are the total current the converter delivers to the output load.

For the specific case of the SMB1360 device, it is suggested to have a couple of ceramic bypass capacitors for the input filtering. One 4.7 μ F, 25 V rated (X7R mostly suggested, but X5R also works) and one additional 0.1 μ F, 25 V, 0402 for HF noise attenuation, provides the minimum filtering action required. If the PCB layout constraints require a long trace from the USB connector to the SMB1360 device DCIN pins, then an additional 4.7 μ F is advised.

8.1.2 Output filtering: Cout capacitance

The output capacitor ensures stability of the charger and low output ripple voltage. With the SMB1360 device operating at a high switching frequency (above MHz), a 10 μ F ceramic capacitor (either X5R or X7R), 6.3 V rated, and provided with a low ESR, is sufficient to guarantee regulation stability and to appropriately reduce the output voltage ripple.

8.1.3 Output filtering: Lout inductor

Many factors contribute to define the appropriate value for the output filtering inductor in a DC-DC buck converter. Most of these factors are application specific and relate to the maximum allowed size, either in terms of area consumption, maximum height, or to cost. The best approach is usually the appropriate trade off in terms of performance and all above reported system requirements.

The maximum desired output current ripple is usually used in order to determine the best output inductor value. This is defined in the following formula:

$$L \ge \frac{V_{BATT(Min)} \times \left(V_{IN(Max)} - V_{BATT(Min)}\right)}{V_{IN(Max)} \times f_{sw} \times \Delta iL}$$

Where:

L =Inductor value in Henries (H)

 $V_{BATT(Min)}$ = Minimum battery voltage allowable to receive a fully charge

 $V_{DCIN(Max)}$ = Maximum input voltage

 f_{sw} = SMB1360 switching frequency

 ΔiL = Maximum desired inductor ripple current

For a generic DC-DC buck converter application, the maximum desired inductor ripple current ΔiL can be defined as below 25% of the maximum output DC current.

The example below demonstrates the steps to determine the best dimensioning of the passive components.

Given a practical example with the following parameters:

$$V_{BATT(Min)} = 3.0 \text{ V}$$

$$V_{DCIN(Max)} = 5.5 \text{ V}$$

$$f_{sw} = 3 \text{ MHz}$$

$$I_{CH(Max)} = 1.25 \text{ A}$$

 ΔiL = Inductor ripple current (allow 25% of maximum charging current)

Then:

$$L \ge \frac{3.0 \, V \times (5.5 \, V - 3.0 \, V)}{5.5 \, V \times 3 \, MHz \times (0.3 \times 1.25 \, A)} \ge$$

$$\frac{7.5}{6187500} \ge 1.2 \ \mu H$$
, use 1.3 μH

Small dimensions and a higher inductance value usually suggest a higher DCR value. A high DCR generates a high conduction loss. A lower inductance value has less DCR but creates a larger switching ripple current, which produces higher AC loss in the magnetic core and the windings. Setting the peak-to-peak ripple current approximately 30% of the maximum charge current is a commonly used method. Thus:

$$\Delta I_{L} = \frac{Vin_{\text{max}} - Vbat}{L} \cdot \frac{Vbat}{Vin_{\text{max}} \cdot fs}$$

and,

 $\Delta I_L = 30\% \cdot Ibat_{\text{max}}$, where, L is inductance, and fs is the switching frequency.

8.1.4 Battery current sense resistor

The SMB1360 device specifically requires a current sense resistor of 20 m Ω with 1% accuracy or better. Departing from the 20 m Ω value, without notification, results in incorrect charging behavior and wrong estimation in the battery SoC for the SMB1360 device. In cases in which a different current sense resistor value is needed, contact the factory before proceeding further.

The sense resistor is 1/8 W rated (minimum). The system design needs to ensure that the sense resistor can appropriately handle the power dissipation.

8.1.5 Battery temperature sensing

The SMB1360 device relies on the battery temperature information to accurately estimate the battery SoC. The SMB1360 device implements temperature compensation of the main charging parameters (floating voltage and charging current) to guarantee the battery is always charged in safe conditions.

The battery temperature is sensed through the dedicated pins THERM and RBIAS. The RBIAS pin is internally connected to internal biasing circuitry and it is externally connected to the THERM pin through an appropriately sized resistor. The THERM pin is connected to ground through an NTC thermistor. This can either be an external thermistor (possibly positioned as close as possible to the battery location for better sensing accuracy) or a thermistor integrated in the battery pack. In the case of an external thermistor, the appropriate value is 10 K, while the β is to be in the range 3200–5000.

8.2 Board layout recommendations

The SMB1360 device requires a limited number of external components to be placed in the system to guarantee proper operation. The following guidelines can help through the appropriate PCB layout process.

8.2.1 DCIN input

It is recommended to maintain a short/wide trace from the USB power source to the DCIN pins. The input bypass capacitors are suggested to be placed in close proximity of the IC; in particular the HF filtering $0.1~\mu F$ capacitor. The connection to ground for the bypass capacitors has to be appropriately done, by allowing a larger than usual ground pad, with at least a couple of vias to connect to the inner power ground layer.

8.2.2 Switching node

The output filtering inductor is to be placed in close proximity of the SMB1360 device switching nodes (SW, balls 17, 18). The SMB1360 device does not require any bootstrap capacitor. The trace width from the SW nodes to the output inductor should be at least the size of the inductor pad (at least 200 mm otherwise).

8.2.3 Power ground (PGND)

Power ground plane is usually placed in the inner layer of the system board. In order to properly connect the IC power ground to the inner ground layer, a big enough ground pad should be provided on the top layer where the IC resides. This pad is to be connected to the inner layer

through an appropriate number of vias. The same ground pad is suggested to be used as a ground connection for the MID pins bypass capacitor.

8.2.4 Analog ground (AGND)

The AGND pins should be connected to an inner ground layer through a properly sized ground pad and an appropriate amount of vias. The same ground pad is suggested to be used as ground pad for VDDCAP and VARB bypass capacitors.

8.2.5 Midpoint capacitors (MID)

For proper functioning, the MID pins are intended to be connected to power ground through a bypass capacitor. Trace from the MID pins to a positive node of bypass capacitor is to be minimized in length, while width is to be ensured at least of 200 mm.

8.2.6 Battery current sensing (CS_P, CS_N)

The SMB1360 device relies on accurate battery current sensing to provide SoC estimates, regulate charging current, and overall battery charger performance. To prevent trace parasites from degrading the sensing accuracy, it is suggested to place the sense resistor as close to the IC as the system board allows. In addition, the traces from CS_P and CS_N to their respective current sense resistors positive and negative nodes are to be traced as a differential pair, increasing their respective impedance matching. A minimum width of 200 mm is suggested on both sides of the current sense resistor.

8.2.7 Battery voltage sensing (BATT_P, BATT_N)

The same guidelines from CS_P and CS_N generally apply to BATT_P and BATT_N. The accurate differential sensing of actual battery voltage is achieved by maximizing impedance matching of the traces from BATT_P and BATT_N to the respective battery nodes. The battery negative node is to be connected to power ground in close proximity to the system PCB negative connector.




Figure 8-1 SMB1360 device layout example

8.2.8 Other generic layout recommendations

- Use as much copper as possible for power paths. This includes the input (DCIN), SW, and GND. This greatly improves thermals. Unused input can be used to accomplish this as well. As an example, if AC/USB5 is register controlled then AC/USB5 (D4) is not used. To extend the GND plane from the GND balls (D1, D2, and D3), GND can be routed through D4 with solid copper.
- Use the thickest copper possible for the top layer to improve thermals.
- Ensure that the impedance from the GND balls to the GND plane is as small as possible. Having a long trace to connect them causes ground bounce in the part and results in the SMB charger behaving in a suboptimal manner. Ideally, filled vias should be placed underneath each GND ball to connect the GND balls directly to the internal GND plane.
- Ensure the impedance from input capacitors to the input balls and from MID capacitors to MID balls is as small as possible. This affects input current sensing of the charger.

8.2.9 PCB information

Whenever possible, high density interconnects (HDI) should be used to optimize design for manufacturing, thereby improving assembly yield and minimizing total layout PCB real estate. All inner balls can be dropped to inner layers using buried vias right underneath the pads and then routed outward. Filled vias may be used underneath the ball pads. However, these require that no components be directly underneath the part. Regular vias directly underneath pads should never be used because during reflow solder can flow into vias and dry at irregular angles causing poor solder connections or even inducing micro cracks in the passivation of the part.

If HDI and filled vias are too cost prohibitive, there are various techniques that can be employed. However, extra caution needs to be followed during SMT assembly to make the savings in PCB cost justified. In designing the PCB for the SMB1360 device, 4 mm traces can be used to route inner balls out between outer balls. This however, requires pads to be shaved slightly to allow for proper clearance between adjacent traces and pads. The assembly house used should be contacted to ensure that the tolerances in assembly can accommodate this. Using the technique of shaving pads allows regular, non-filled vias to be placed next to the pads. However, it is still recommended that filled vias be used.

SMB1360 Device Specification Application information




Figure 8-2 Typical application schematic

Table 8-1 Bill of materials

Item	Description				
Semiconductors					
U1	SMB1360 USB battery charger – fuel gauge IC				
D1	LED, red, SMD, 0603				
Resistors					
R10	0.02 Ω, 0.1 W, 1%, 0603, generic				
R100	47.0 kΩ, 1/16 W, 1%, 0402				
R111	10 kΩ, 1/16 W, 1%, 0402				
R121, R122	20 Ω, 1/16 W, 1%, 0402				
R123	100 kΩ, 1/16 W, 1%, 0402				
R124, R125	2.2 kΩ, 1/16 W, 1%, 0402				
R120	NTC Thermistor, 10 kΩ, 1%, 0402				
Capacitors					
C100	4.7 μF, X5R, 16–25 V, 0603–0805				
C103	0.1 μF, X5R, 16–25 V, 0402				
C150	2.2 μF, X5R, 16–25 V, 0603–0805				
C120	10 μF, X5R, 6.3 V, 0603–0402				
C110, C111, C130	1 μF, X7R, 6.3 V, 0402				
C151	10 pF, X5R, 6.3 V, 0402				
C152	0.1 nF, X7R, 6.3 V, 0402				
Magnetics	16, 41113				
L100	1.0 μH, 80 mΩ, 1.5 A (saturation), 2 A (RMS) chip inductor				
Option 1) Component modification [OTG current limit 2x adjustment]					
R10	0 .01 Ω, 0.2 W, 1% 0603, generic				
Option 2) Component addition [OTG current limit 3x adjustment]					
RTRIM	20 Ω, 1/16 W, 1%, 0402				
RPU	100 kΩ, 1/16 W, 1%, 0402				
Q1	P-TYPE MOSFET, Si2301 or equivalent [RDS < 1 Ω at VGS = -2.5 V]				

9 Mechanical information

9.1 Device physical dimensions

The SMB1360 device is available in the 30D WLNSP that includes ground pins for improved grounding, mechanical strength, and thermal continuity. The 30D WLNSP has a 2.01×2.81 mm body with a maximum height of 0.595 mm. Pad 1 is located by an indicator mark on the top of the package. A simplified version of the 30D WLNSP outline drawing is shown in Figure 9-1.

NOTE: Click the link below to download the 30D WLNSP package outline drawing (NT90-NF994-1) from the CDMATech Support Website.

https://downloads.cdmatech.com/qdc/component/drlauthenticate?objectId=0b010014814e3929

If you have permission to view the document, a prompt will be presented for initiating the download.

NOTE: Subscribe to the package drawing to be notified of any changes.

Click the Help button to download the latest version of the *Using CDMATech Support Documents* and *Downloads User Guide* (80-V7273-1). This document includes subscription instructions.

SMB1360 Device Specification Mechanical information




Figure 9-1 30D WLNSP, 2.01 × 2.81 × 0.55 mm outline drawing

NOTE: This is a simplified outline drawing. Click the link below to download the complete, up-to-date package outline drawing:

https://downloads.cdmatech.com/qdc/component/drlauthenticate?objectId=0b010014814e3929

9.2 Part marking




Figure 9-2 SMB1360 part marking

Table 9-1 SMB1360 device marking line definitions

Line	Marking	Description		
1	PROD1	Product name:		
	20,321	• 1360		
2	PROD2	Configuration/revision/feature code:		
		See Table 9-2		
3	XXXXXXX	Traceability information		
4	FAYWW	F = Fab location code:		
		■ F = A is for GF		
		■ F = B is for GF		
		A = Assembly site code:		
		A = A is for ASE, Taiwan		
		 A = B is for STATSchipPAC, Singapore 		
		Y = Single/last digit of year		
		WW = Two digit work week based on calendar year		
5	• TTT##	• = Dot identifying ball 1		
		TTT = Engineering trace code		
		## = Additional traceability information		

Table 9-2 Device identification code

SMB variant	Configuration/revision/feature code	HW ID#
SMB1360	000VV	ES 1.0
SMB1360	00200	ES 2.0

SMB variant	Configuration/revision/feature code	HW ID#	
SMB1360	003PI	CS 2.1	

9.3 Device ordering information

9.3.1 Specification compliant devices

This device can be ordered using the identification code shown in Figure 9-3.

Device ID code	AAA-AAAA-A	Р	ссс	DDDDD	EE	RR	ВВ	PI
Symbol definition	Product name	Config code	Number of pins	Package type	Shipping package	Product revision	Feature code	Program ID
Example	SMB-1360	0	30	DWLNSP	TR	03	0	00

P: Always 0

HR: 100 SR: 500 BB: Always 0 PI: CSIR

TR: 4000

Figure 9-3 Device ordering information

NOTE: The program ID (PI: CSIR) is sequential numeric (i.e., 01, 02...) and traced back to the CSIR which is specific to a part number. Multiple CSIRs exist for a part number reflecting different device configurations.

A sample item description/part number is: SMB-1360-0-30DWLNSP-TR-03-0-00.

10 Carrier, storage, & handling information

Information about shipping, storing, and handling the SMB1360 device is presented in this chapter.

10.1 Shipping

10.1.1 Tape and reel information

The single-feed tape carrier for the SMB1360 device is illustrated in Figure 10-1; this figure also shows the proper part orientation. The tape width is 12 mm, and the parts are placed on the tape with a 4 mm pitch. The reels are 330 mm (13 inch) in diameter, with 178 mm (7 inch) hubs. Each reel can contain up to 4000 devices.




Figure 10-1 Carrier tape drawing with part orientation

Tape-handling recommendations are shown in Figure 10-2.




Figure 10-2 Tape handling

10.2 Storage

10.2.1 Bagged storage conditions

The SMB1360 device delivered in tape and reel carriers must be stored in sealed, moisture barrier, antistatic bags. Refer to the *IC Packing Methods and Materials Specification* (80-VK055-1) for the expected shelf life.

10.2.2 Out-of-bag duration

The out-of-bag duration is the time a device can be on the factory floor before being installed onto a PCB. It is defined by the device MSL rating, as described in Table 4-2.

10.3 Handling

Tape handling was described in Section 10.1.1. Other (IC-specific) handling guidelines are presented in Section 10.3.1.

10.3.1 Electrostatic discharge

Electrostatic discharge (ESD) occurs naturally in laboratory and factory environments. An established high-voltage potential is always at risk of discharging to a lower potential. If this discharge path is through a semiconductor device, destructive damage may result. ESD countermeasures and handling methods must be developed and used to control the factory environment at each manufacturing site.

QTI products must be handled according to the ESD Association standard: ANSI/ESD S20.20-1999, *Protection of Electrical and Electronic Parts, Assemblies, and Equipment.*

See Table 4-1 for the SMB1360 device ESD ratings.

10.4 Barcode label and packing for shipment

Refer to the *IC Packing Methods and Materials Specification* (80-VK055-1) for all packing related information, including barcode-label details.

11 Part reliability

11.1 Reliability qualifications summary

Table 11-1 Reliability qualification report for WLP-30 lead-free device from GF

Tests, standards, and conditions	ASE sample	SCS sample	Result
AFR HTOL JESD22-A108 Stress temperature: 125°C, duration: 297 hrs; 5.5 V supply from 4.0 V to 6.3 V, V _{use} = 5.5 V, T _{use} = 55°C, E _a = 0.7, Gamma = 7, 297 hrs HTOL duration	239	-	λ = 83 FIT, Pass
Mean time to failure (MTTF) t = 1/λ (million hrs)	239	_	~ 12 yrs
ESD - human-body model (HBM) rating; JESD22-A114-B	3	_	1000 V, all pins
ESD - charge device model (CDM) rating; JESD22-C101-D	3	_	500 V, all pins
Latch-up (I-test): EIA/JESD78 Trigger current: ±100 mA; temperature: 85°C	3	_	Pass
Latch-up (V-supply overvoltage): EIA/JESD78 Trigger voltage: 1.5 × Vdd; temperature: 85°C	3	-	Pass
Moisture resistance test (MRT): MSL 1; J-STD-020 3× reflow cycles @ 255°C +5/-0°C 100% CSAM delamination inspection	240	240	Pass
Temperature cycle: JESD22-A104 Temperature: -55°C to +125°C; number of cycles: 1000 Soak time at minimum/maximum temperature: 20 min Cycle rate: 2 cycles per hour (cph) Preconditioning: MSL 1; JESD22-A113 Reflow temperature: 255°C +5/-0°C	240	240	Pass
Unbiased highly accelerated stress test (UHAST) JESD22-A118: 130°C/85% RH Preconditioning: MSL 1; JESD22-A113 Reflow temperature: 255°C +5/-0°C,	240	240	Pass
High temperature storage life (HTS): JESD22-A103 Temperature = 150°C, 1000 hrs	240	240	Pass

11.2 Qualification sample description

Device characteristics

Device name: SMB1360

Package type: 30D WLNSP

Package body size: $2.01 \text{ mm} \times 2.81 \text{ mm} \times 0.55 \text{ mm}$

Lead count: 30

Lead composition: SAC405

Process: 0.18 μm

Fab sites: GF

Assembly sites: ASE, Taiwan

STATSChipPAC, Singapore

Solder ball pitch: 0.4 mm