


Page No.
Date 1 120 Madule 2: combinational Logic 2 sequential rogic Electronic circuits Digital analog complustional Seguential Eg: adder, sustrator hatches basic gates, Firgog oui gutes, EXOR, shift register Eucodes, Decodes counter combinational bequential


present ip present part ip · does not store data · stores data . no memory, no feedback . have memory & feedback

						3 Wd	0 4	merte	
	-> Design	9 8	co	to ex	ces :	000		- VERCE	*
		input BCD			of Excess -3 -9			1 166	
	Deci	IA	B	1	0	W		Y	12
	0	0	U	0	0+3	0	0	1	1
	1	0	0	0	1+3	0	1:-	0	0
	2	0	0	1	0+3	0	1	0	
No. of Lot	3	0	0	(	1+3	0	1	1	0
34503.0	4	0	A.L.	0	Q+3	0	1	1	1
9-10	5	0	, 1 × A	0.	1+3	1	0	0	0
A stoletic of pu	6	0	1,	lagt in	0+3	1	0	0	1
* stown	۲	0	1	Sup. 3	1+3	1	0	ı	0
	8	1	0	0	0+3	1	0	1	1
	9	1-1-	0	0	1+3	1)	JEL 1 100	0	0
	10	11/2	0		0	X	×	X	X
	11	116	0	1	Lab	×	*	*	X
3,000	12	a Loves	مرالها	0	0	X	X	*	X
	13	1	1	0	1	*	×	X	×
	14	1	1	1	0	×	×	X	×
	15	1 1	1	1	1	×	>	x	X
		65		00	CD	(0			
W			0	1	3		2		
	AB	0		0	0	0			1
			4	5	7 7		6		
	AB								
		12 13			15		1/2		
	AB X		XXX						
	8 9			4	11 10				
	AB	1_1.		1	X	X			
					4				
	W-	A+B	0 + R	(	1				









Page Als.

	1104	0.
Full	adder	empressions

	-								
-	deci	A	В	c	sum	cont			
1	0	0	0	0	0	0			
1	1	0	0	1	1	0			
1	2	0	1	0	1	0			
-	3	0	1	1	0	1			
-	4	1	0	0	1	0			
_	5	1	0		0	1			
_	6		1	0	0	1			
_	7		1			1			
					The second secon	THE RESERVE OF THE PARTY OF THE			

